RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
-
Updated
Nov 14, 2018 - SystemVerilog
RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
Simple safe lock mechanism written in SystemVerilog.
Add a description, image, and links to the zedboard topic page so that developers can more easily learn about it.
To associate your repository with the zedboard topic, visit your repo's landing page and select "manage topics."