#

verilog-project

Here are 6 public repositories matching this topic...

rishz09 / digital-safe-verilog

A digital safe designed in Vivado, which has a 4 digit decimal password, and is implemented on PYNQ-Z2 board and RPI-Logic board

verilog vivado digital-design verilog-project pynq-z2 vivado-simulator digital-safe

Updated Jul 1, 2024
Tcl

notcarolinna / Digital-Clock

Implementação de um relógio digital usando descrição de hardware e prototipado numa FPGA.

hdl verilog-project fpga-programming

Updated May 2, 2024
Tcl

ishifr / fpga_prototyping_codes

FPGA prototyping by Verilog examples kitobini o'qish davomida yozilgan kodlar to'plami. Nexys4DDR(Artix-7) dev board'dan foydalanilgan. A collection of code written while reading the book FPGA prototyping by Verilog examples. Nexys4DDR(Artix-7) dev board is used

fpga verilog verilog-hdl nexys4ddr verilog-project fpga-programming

Updated Jan 28, 2025
Tcl

RicardoATT / Procesador_monociclo

RISC-V single-cycle processor written in Verilog using the Quartus tool. Implementation of bubble sort through assembly language.

microprocessor risc-v digital-design verilog-project single-cycle-processor

Updated Apr 12, 2024
Tcl

TKholay / HDL-Lab2-SequentialCircuits

The objective is to design basic sequential circuits in Verilog and implementing them on an FPGA.

verilog verilog-project

Updated Jan 7, 2025
Tcl

sumitarohit / Array_Multiplier_project

This is a 4*4 Array_Multiplier_project using Verilog HDL. This is successfully implemented on FPGA board.

fpga verilog-hdl fpga-board verilog-project verilog-code arraymultiplier

Updated Oct 2, 2023
Tcl

Improve this page

Add a description, image, and links to the verilog-project topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the verilog-project topic, visit your repo's landing page and select "manage topics."