Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Introduce integrity-fault exception #137

Merged
merged 2 commits into from
Aug 10, 2023
Merged

Conversation

ved-rivos
Copy link
Collaborator

The RISC-V Architecture Review Committee has discussed adding to
the forthcoming Privileged ISA version 1.13 exception cause codes for
synchronous exceptions due control flow integrity (CFI) checks,
among other possible, related triggers.
cause code
18 = integrity fault

On an integrity fault (code 18), the value automatically written to the
*tval CSR won't be an address but rather an additional numeric code:

*tval
2 = landing pad fault (extension Zicfilp)
3 = shadow stack fault (extension Zicfiss)
others reserved

@ved-rivos ved-rivos merged commit 5525269 into riscv:main Aug 10, 2023
sorear referenced this pull request in riscv/riscv-isa-manual Jan 26, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant