-
Notifications
You must be signed in to change notification settings - Fork 664
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Clarify CBO for unaligned rs1 #1433
Conversation
@ved-rivos @dkruckemyer-ventana any objection to merging this? I think the points Ved raised above are pre-existing issues (unless I've misunderstood) and therefore can be addressed in another PR. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I'm OK with it after the minor suggestions I made, but I still want @dkruckemyer-ventana to sign off.
Rework the text to be much more explicit about the behaviour when rs1 is not aligned to the cache block size. I also moved & slightly reworded the note about the assembly syntax since it's not relevant to the instruction semantics.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Sorry for the delay - finally got back to this! (It came up on the mailing list recently, so I thought I'd better get it done.)
I've applied your suggestion. Hopefully this is good to go now.
CBO faults report the address in rs1, not the cache block address. The spec is not explicit about this yet but I have a pending PR to clarify that: riscv/riscv-isa-manual#1433
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Thanks, @Timmmm.
CBO faults report the address in rs1, not the cache block address. This has been clarified in the spec here: riscv/riscv-isa-manual#1433
Rework the text to be much more explicit about the behaviour when rs1 is not aligned to the cache block size.
I also moved & slightly reworded the note about the assembly syntax since it's not relevant to the instruction semantics.
Fixes #1263