#

formal-verification-for-designers

Here is 1 public repository matching this topic...

RPTU-EIS / SecureBOOM

Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown and Spectre)

security hardware spectre hardware-security design-methods meltdown formal-verification-for-designers

Updated Jan 17, 2025
Verilog

Improve this page

Add a description, image, and links to the formal-verification-for-designers topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the formal-verification-for-designers topic, visit your repo's landing page and select "manage topics."