Skip to content

Commit

Permalink
tmpl: Fix prefix for synopsys include paths
Browse files Browse the repository at this point in the history
  • Loading branch information
fischeti committed Dec 18, 2024
1 parent 46ade8e commit abe9d68
Showing 1 changed file with 2 additions and 2 deletions.
4 changes: 2 additions & 2 deletions src/script_fmt/synopsys_tcl.tera
Original file line number Diff line number Diff line change
Expand Up @@ -5,7 +5,7 @@ set search_path_initial $search_path
#}{% for group in srcs %}
set search_path $search_path_initial
{% for incdir in group.incdirs %}{# Add group's include directories
#}lappend search_path "$ROOT{{ incdir | replace(from=root, to='') }}"
#}lappend search_path "{{ incdir | replace(from=root, to='$ROOT') }}"
{% endfor %}
{% if abort_on_error %}if {0 == [{% endif %}{# Catch errors immediately
#}analyze -format {% if group.file_type == 'verilog' %}sv{% elif group.file_type == 'vhdl' %}vhdl{% endif %} \{# Analyze command for SystemVerilog or VHDL #}
Expand All @@ -24,7 +24,7 @@ set search_path $search_path_initial
#}{% for file in all_verilog %}{# Loop over verilog files
#}{% if loop.first %}set search_path $search_path_initial
{% for incdir in all_incdirs %}{# Add all include directories
#}lappend search_path "$ROOT{{ incdir | replace(from=root, to='') }}"
#}lappend search_path "{{ incdir | replace(from=root, to='$ROOT') }}"
{% endfor %}
{% if abort_on_error %}if {0 == [{% endif %}{# Catch errors immediately
#}analyze -format sv \{# Analyze command for SystemVerilog #}
Expand Down

0 comments on commit abe9d68

Please sign in to comment.