synth: Remove wrappers + elaboration fixes #398
Annotations
2 warnings
Format with verible:
hw/floo_axi_chimney.sv#L355
[verible-verilog-format] reported by reviewdog 🐶
Raw Output:
hw/floo_axi_chimney.sv:355:- .RouteAlgo ( RouteAlgo ),
hw/floo_axi_chimney.sv:356:- .UseIdTable ( UseIdTable ),
hw/floo_axi_chimney.sv:357:- .XYAddrOffsetX ( XYAddrOffsetX ),
hw/floo_axi_chimney.sv:358:- .XYAddrOffsetY ( XYAddrOffsetY ),
hw/floo_axi_chimney.sv:359:- .IdAddrOffset ( IdAddrOffset ),
hw/floo_axi_chimney.sv:360:- .NumAddrRules ( SamNumRules ),
hw/floo_axi_chimney.sv:361:- .NumRoutes ( NumRoutes ),
hw/floo_axi_chimney.sv:362:- .id_t ( id_t ),
hw/floo_axi_chimney.sv:363:- .addr_t ( axi_in_addr_t ),
hw/floo_axi_chimney.sv:364:- .addr_rule_t ( sam_rule_t ),
hw/floo_axi_chimney.sv:365:- .route_t ( route_t )
hw/floo_axi_chimney.sv:366:- ) i_floo_req_route_comp [1:0] (
hw/floo_axi_chimney.sv:367:- .clk_i,
hw/floo_axi_chimney.sv:368:- .rst_ni,
hw/floo_axi_chimney.sv:369:- .route_table_i,
hw/floo_axi_chimney.sv:370:- .addr_map_i ( Sam ),
hw/floo_axi_chimney.sv:371:- .id_i ( id_t'('0) ),
hw/floo_axi_chimney.sv:372:- .addr_i ( {axi_aw_queue.addr, axi_ar_queue.addr} ),
hw/floo_axi_chimney.sv:373:- .route_o ( {route_out[AxiAw], route_out[AxiAr]} ),
hw/floo_axi_chimney.sv:374:- .id_o ( {id_out[AxiAw], id_out[AxiAr]} )
hw/floo_axi_chimney.sv:375:- );
hw/floo_axi_chimney.sv:376:- if (RouteAlgo == SourceRouting) begin : gen_route_field
hw/floo_axi_chimney.sv:377:- floo_route_comp #(
hw/floo_axi_chimney.sv:378:- .RouteAlgo ( RouteAlgo ),
hw/floo_axi_chimney.sv:379:- .UseIdTable ( 1'b0 ),
hw/floo_axi_chimney.sv:380:- .NumAddrRules ( SamNumRules ),
hw/floo_axi_chimney.sv:381:- .NumRoutes ( NumRoutes ),
hw/floo_axi_chimney.sv:382:- .id_t ( id_t ),
hw/floo_axi_chimney.sv:383:- .addr_t ( axi_in_addr_t ),
hw/floo_axi_chimney.sv:384:- .addr_rule_t ( sam_rule_t ),
hw/floo_axi_chimney.sv:385:- .route_t ( route_t )
hw/floo_axi_chimney.sv:386:- ) i_floo_rsp_route_comp [1:0] (
hw/floo_axi_chimney.sv:358:+ .RouteAlgo (RouteAlgo),
hw/floo_axi_chimney.sv:359:+ .UseIdTable (UseIdTable),
hw/floo_axi_chimney.sv:360:+ .XYAddrOffsetX(XYAddrOffsetX),
hw/floo_axi_chimney.sv:361:+ .XYAddrOffsetY(XYAddrOffsetY),
hw/floo_axi_chimney.sv:362:+ .IdAddrOffset (IdAddrOffset),
hw/floo_axi_chimney.sv:363:+ .NumAddrRules (SamNumRules),
hw/floo_axi_chimney.sv:364:+ .NumRoutes (NumRoutes),
hw/floo_axi_chimney.sv:365:+ .id_t (id_t),
hw/floo_axi_chimney.sv:366:+ .addr_t (axi_in_addr_t),
hw/floo_axi_chimney.sv:367:+ .addr_rule_t (sam_rule_t),
hw/floo_axi_chimney.sv:368:+ .route_t (route_t)
hw/floo_axi_chimney.sv:369:+ ) i_floo_req_route_comp[1:0] (
|
Format with verible:
hw/floo_narrow_wide_chimney.sv#L607
[verible-verilog-format] reported by reviewdog 🐶
Raw Output:
hw/floo_narrow_wide_chimney.sv:607:- .RouteAlgo ( RouteAlgo ),
hw/floo_narrow_wide_chimney.sv:608:- .UseIdTable ( UseIdTable ),
hw/floo_narrow_wide_chimney.sv:609:- .XYAddrOffsetX ( XYAddrOffsetX ),
hw/floo_narrow_wide_chimney.sv:610:- .XYAddrOffsetY ( XYAddrOffsetY ),
hw/floo_narrow_wide_chimney.sv:611:- .IdAddrOffset ( IdAddrOffset ),
hw/floo_narrow_wide_chimney.sv:612:- .NumAddrRules ( SamNumRules ),
hw/floo_narrow_wide_chimney.sv:613:- .NumRoutes ( NumRoutes ),
hw/floo_narrow_wide_chimney.sv:614:- .id_t ( id_t ),
hw/floo_narrow_wide_chimney.sv:615:- .addr_t ( addr_t ),
hw/floo_narrow_wide_chimney.sv:616:- .addr_rule_t ( sam_rule_t ),
hw/floo_narrow_wide_chimney.sv:617:- .route_t ( route_t )
hw/floo_narrow_wide_chimney.sv:618:- ) i_floo_req_route_comp [3:0] (
hw/floo_narrow_wide_chimney.sv:619:- .clk_i,
hw/floo_narrow_wide_chimney.sv:620:- .rst_ni,
hw/floo_narrow_wide_chimney.sv:621:- .route_table_i,
hw/floo_narrow_wide_chimney.sv:622:- .addr_map_i ( Sam ),
hw/floo_narrow_wide_chimney.sv:623:- .id_i ( id_t'('0) ),
hw/floo_narrow_wide_chimney.sv:624:- .addr_i ({
hw/floo_narrow_wide_chimney.sv:625:- axi_narrow_aw_queue.addr, axi_narrow_ar_queue.addr,
hw/floo_narrow_wide_chimney.sv:626:- axi_wide_aw_queue.addr, axi_wide_ar_queue.addr
hw/floo_narrow_wide_chimney.sv:627:- }),
hw/floo_narrow_wide_chimney.sv:628:- .route_o ({route_out[NarrowAw], route_out[NarrowAr], route_out[WideAw], route_out[WideAr]} ),
hw/floo_narrow_wide_chimney.sv:629:- .id_o ({id_out[NarrowAw], id_out[NarrowAr],id_out[WideAw], id_out[WideAr]} )
hw/floo_narrow_wide_chimney.sv:630:- );
hw/floo_narrow_wide_chimney.sv:631:-
hw/floo_narrow_wide_chimney.sv:632:- if (RouteAlgo == SourceRouting) begin : gen_route_field
hw/floo_narrow_wide_chimney.sv:633:- floo_route_comp #(
hw/floo_narrow_wide_chimney.sv:634:- .RouteAlgo ( RouteAlgo ),
hw/floo_narrow_wide_chimney.sv:635:- .UseIdTable ( 1'b0 ),
hw/floo_narrow_wide_chimney.sv:636:- .NumAddrRules ( SamNumRules ),
hw/floo_narrow_wide_chimney.sv:637:- .NumRoutes ( NumRoutes ),
hw/floo_narrow_wide_chimney.sv:638:- .id_t ( id_t ),
hw/floo_narrow_wide_chimney.sv:639:- .addr_t ( addr_t ),
hw/floo_narrow_wide_chimney.sv:640:- .addr_rule_t ( sam_rule_t ),
hw/floo_narrow_wide_chimney.sv:641:- .route_t ( route_t )
hw/floo_narrow_wide_chimney.sv:642:- ) i_floo_rsp_route_comp [3:0] (
hw/floo_narrow_wide_chimney.sv:610:+ .RouteAlgo (RouteAlgo),
hw/floo_narrow_wide_chimney.sv:611:+ .UseIdTable (UseIdTable),
hw/floo_narrow_wide_chimney.sv:612:+ .XYAddrOffsetX(XYAddrOffsetX),
hw/floo_narrow_wide_chimney.sv:613:+ .XYAddrOffsetY(XYAddrOffsetY),
hw/floo_narrow_wide_chimney.sv:614:+ .IdAddrOffset (IdAddrOffset),
hw/floo_narrow_wide_chimney.sv:615:+ .NumAddrRules (SamNumRules),
hw/floo_narrow_wide_chimney.sv:616:+ .NumRoutes (NumRoutes),
hw/floo_narrow_wide_chimney.sv:617:+ .id_t (id_t),
hw/floo_narrow_wide_chimney.sv:618:+ .addr_t (addr_t),
hw/floo_narrow_wide_chimney.sv:619:+ .addr_rule_t (sam_rule_t),
hw/floo_narrow_wide_chimney.sv:620:+ .route_t (route_t)
hw/floo_narrow_wide_chimney.sv:621:+ ) i_floo_req_route_comp[3:0] (
|
Loading