Skip to content

Commit

Permalink
Add program, package and interface to systemverilog scopes
Browse files Browse the repository at this point in the history
  • Loading branch information
tarikgraba committed Jul 27, 2024
1 parent 1690b19 commit 6e76d2e
Showing 1 changed file with 6 additions and 0 deletions.
6 changes: 6 additions & 0 deletions autoload/tagbar/types/uctags.vim
Original file line number Diff line number Diff line change
Expand Up @@ -1372,11 +1372,17 @@ function! tagbar#types#uctags#init(supported_types) abort
\ 'E' : 'enum',
\ 'C' : 'class',
\ 'm' : 'module',
\ 'P' : 'program',
\ 'K' : 'package',
\ 'I' : 'interface',
\ }
let type_systemverilog.scope2kind = {
\ 'enum' : 'E',
\ 'class' : 'C',
\ 'module' : 'm',
\ 'program' : 'P',
\ 'package' : 'K',
\ 'interface': 'I',
\ }
let types.systemverilog = type_systemverilog
" VHDL {{{1
Expand Down

0 comments on commit 6e76d2e

Please sign in to comment.