This IP provides AXI slices, i.e. it can be inserted in AXI channels and adds a FIFO there to ease timing closure.
It uses a generic FIFO which is not part of this IP. For the generic FIFO see either the PULP common cells or the PULPino RTL sources.
forked from pulp-platform/axi_slice
-
Notifications
You must be signed in to change notification settings - Fork 0
Pipelines the AXI path with FIFOs
License
danielmlynek/axi_slice
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Pipelines the AXI path with FIFOs
Resources
License
Stars
Watchers
Forks
Packages 0
No packages published
Languages
- SystemVerilog 100.0%