i#7161: Set bit 4 of the CPSR in the sigframe. #7209
Merged
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Bit 4 of the ARM (AArch32) CPSR is RES1, meaning that it is either hardwired to 1 or its value should be preserved. With newer kernels sigreturn generates a SIGSEGV if it sees that this bit is not set in the sigframe. It might be better to preserve the value of this bit throughout DynamoRIO (i#7207) but for now we just set it in the place that seems to matter.
Issue: #7207
Fixes: #7161