-
Notifications
You must be signed in to change notification settings - Fork 4
/
Copy pathaarch64.tex
1204 lines (1198 loc) · 74.5 KB
/
aarch64.tex
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
%
% Copyright (C) 2017-2025 Anders Sonmark
%
% Copying and distribution of this file, with or without modification,
% are permitted in any medium without royalty provided the copyright
% notice and this notice are preserved. This file is offered as-is,
% without any warranty.
%
\documentclass{sheet}
\usepackage[utf8]{inputenc}
\usepackage[T1]{fontenc}
\usepackage{ae,aecompl}
\usepackage[english]{babel}
\usepackage[a4paper, landscape, margin=.1in]{geometry}
\usepackage{amssymb}
\usepackage{verbatim}
\usepackage{ulem}
\def\sheetheaderfont{\bfseries}
\def\sheettablefont{\footnotesize\sffamily}
\def\sheetheadercolor{black!10}
\def\sheetrowcolor{black!5}
\newcolumntype{N}{>{\raggedleft\arraybackslash}m{0.6em}}
\newcolumntype{M}{>{\raggedleft\arraybackslash}m{2.0em}}
\def\tabcolsep{2pt}
\def\arraystretch{1.3}
\defsheet{asmtable}{4}{|m{6.3em} m{7.2em}|X|N|}
\defsheet{asmtable2}{4}{|m{3.0em} m{10.5em}|X|N|}
\defsheet{asmtable3}{4}{|m{6.3em} m{7.2em}|X|M|}
\defsheet{asmtables1}{3}{|m{4.3em} m{9.2em}|X|}
\defsheet{asmtables2}{3}{|m{4.7em} m{9.6em}|X|}
\defsheet{asmtables3}{4}{|m{3.5em} m{7.2em}|X|M|}
\defsheet{asmtables4}{4}{|m{7.4em} m{7.2em}|X|M|}
\defsheet{asmtables5}{4}{|m{4.3em} m{9.2em}|X|M|}
\defsheet{asmtables6}{4}{|m{5.7em} m{7.8em}|X|M|}
\defsheet{table-lX}{2}{|l X|}
\defsheet{table-lXM}{3}{|l X|M|}
\defsheet{table-llX}{3}{|l l X|}
\defsheet{table-lXr}{3}{|l X r|}
\defsheet{table-llXr}{4}{|l l X r|}
\defsheet{table2-lX}{4}{|l X|l X|}
\pagefooter{ARM AArch64 version 6 page \thepage}
\begin{document}
\begin{multicols}{3}
\raggedcolumns
\begin{center}
{\Large\bfseries ARM AArch64 Quick Reference}
\end{center}
%
\begin{asmtable}{Arithmetic Instructions}
ADC\{S\} & rd, rn, rm & rd = rn + rm + C & \\
ADD\{S\} & rd, rn, op2 & rd = rn + op2 & S \\
ADR & Xd, $\pm$rel$^{ }_{21}$ & Xd = PC $+$ rel$^{\pm}_{ }$ & \\
ADRP & Xd, $\pm$rel$^{ }_{33}$ & Xd = PC$^{ }_{63:12}$:0$^{ }_{12}$ $+$ rel$^{\pm}_{32:12}$:0$^{ }_{12}$ & \\
\textit{CMN} & rd, op2 & rd $+$ op2 & S \\
\textit{CMP} & rd, op2 & rd $-$ op2 & S \\
MADD & rd, rn, rm, ra & rd = ra $+$ rn $\umul$ rm & \\
\textit{MNEG} & rd, rn, rm & rd = $-$ rn $\umul$ rm & \\
MSUB & rd, rn, rm, ra & rd = ra $-$ rn $\umul$ rm & \\
\textit{MUL} & rd, rn, rm & rd = rn $\umul$ rm & \\
\textit{NEG\{S\}} & rd, op2 & rd = $-$op2 & \\
\textit{NGC\{S\}} & rd, rm & rd = $-$rm $-$ $\sim$C & \\
SBC\{S\} & rd, rn, rm & rd = rn $-$ rm $-$ $\sim$C & \\
SDIV & rd, rn, rm & rd = rn $\sdiv$ rm & \\
SMADDL & Xd, Wn, Wm, Xa & Xd = Xa $+$ Wn $\smul$ Wm & \\
\textit{SMNEGL} & Xd, Wn, Wm & Xd = $-$ Wn $\smul$ Wm & \\
SMSUBL & Xd, Wn, Wm, Xa & Xd = Xa $-$ Wn $\smul$ Wm & \\
SMULH & Xd, Xn, Xm & Xd = (Xn $\smul$ Xm)$^{ }_{127:64}$ & \\
\textit{SMULL} & Xd, Wn, Wm & Xd = Wn $\smul$ Wm & \\
SUB\{S\} & rd, rn, op2 & rd = rn - op2 & S \\
UDIV & rd, rn, rm & rd = rn $\udiv$ rm & \\
UMADDL & Xd, Wn, Wm, Xa & Xd = Xa $+$ Wn $\umul$ Wm & \\
\textit{UMNEGL} & Xd, Wn, Wm & Xd = $-$ Wn $\umul$ Wm & \\
UMSUBL & Xd, Wn, Wm, Xa & Xd = Xa $-$ Wn $\umul$ Wm & \\
UMULH & Xd, Xn, Xm & Xd = (Xn $\umul$ Xm)$^{ }_{127:64}$ & \\
\textit{UMULL} & Xd, Wn, Wm & Xd = Wn $\umul$ Wm & \\
\end{asmtable}
%
\begin{asmtable}{Bit Manipulation Instructions}
\textit{BFC} & rd, \#p, \#n & rd$^{ }_{p+n-1:p}$ = 0$^{ }_{n}$ & 2 \\
BFI & rd, rn, \#p, \#n & rd$^{ }_{p+n-1:p}$ = rn$^{ }_{n-1:0}$ & \\
%BFM & rd, rn, \#ir, \#is & Meta instruction for BFI,BFXIL & \\
BFXIL & rd, rn, \#p, \#n & rd$^{ }_{n-1:0}$ = rn$^{ }_{p+n-1:p}$ & \\
CLS & rd, rn & rd = CountLeadingSigns(rn) & \\
CLZ & rd, rn & rd = CountLeadingZeros(rn) & \\
EXTR & rd, rn, rm, \#p & rd = rn$^{ }_{p-1:0}$:rm$^{ }_{N-1:p}$ & \\
RBIT & rd, rn & rd = ReverseBits(rn) & \\
REV & rd, rn & rd = BSwap(rn) & \\
REV16 & rd, rn & for(n=0..1|3) rd$^{ }_{Hn}$=BSwap(rn$^{ }_{Hn}$) & \\
REV32 & Xd, Xn & Xd=BSwap(Xn$^{ }_{63:32}$):BSwap(Xn$^{ }_{31:0}$) & \\
\textit{REV64} & Xd, Xn & Xd = BSwap(Xn) & O \\
\{S,U\}BFIZ & rd, rn, \#p, \#n & rd = rn$^{?}_{n-1:0}$ $\lsl$ p & \\
%SBFM & rd, rn, \#ir, \#is & Meta instruction for ASR,SBFIZ,SBFX,SXTB,SXTH,SXTW & \\
\{S,U\}BFX & rd, rn, \#p, \#n & rd = rn$^{?}_{p+n-1:p}$ & \\
\textit{\{S,U\}XT\{B,H\}} & rd, Wn & rd = Wn$^{?}_{N0}$ & \\
\textit{SXTW} & Xd, Wn & Xd = Wn$^{\pm}_{ }$ & \\
%UBFM & rd, rn, \#ir, \#is & Meta instruction for LSL,LSR,UBFIZ,UBFX,UXTB,UXTH & \\
\end{asmtable}
%
\begin{asmtable}{Logical and Move Instructions}
AND\{S\} & rd, rn, op2 & rd = rn \& op2 & \\
ASR & rd, rn, rm & rd = rn $\asr$ rm & \\
\textit{ASR} & rd, rn, \#i$^{ }_{6}$ & rd = rn $\asr$ i & \\
%ASRV & rd, rn, rm & Meta instruction for ASR & \\
BIC\{S\} & rd, rn, op2 & rd = rn \& $\sim$op2 & \\
EON & rd, rn, op2 & rd = rn $\oplus$ $\sim$op2 & \\
EOR & rd, rn, op2 & rd = rn $\oplus$ op2 & \\
LSL & rd, rn, rm & rd = rn $\lsl$ rm & \\
\textit{LSL} & rd, rn, \#i$^{ }_{6}$ & rd = rn $\lsl$ i & \\
%LSLV & rd, rn, rm & Meta instruction for LSL & \\
LSR & rd, rn, rm & rd = rn $\lsr$ rm & \\
\textit{LSR} & rd, rn, \#i$^{ }_{6}$ & rd = rn $\lsr$ i & \\
%LSRV & rd, rn, rm & Meta instruction for LSR & \\
\textit{MOV} & rd, rn & rd = rn & S \\
\textit{MOV} & rd, \#i & rd = i & \\
MOVK & rd,\#i$^{ }_{16}$\{, sh\} & rd$^{ }_{sh+15:sh}$ = i & \\
MOVN & rd,\#i$^{ }_{16}$\{, sh\} & rd = $\sim$(i$^{\emptyset}_{ }$ $\lsl$ sh) & \\
MOVZ & rd,\#i$^{ }_{16}$\{, sh\} & rd = i$^{\emptyset}_{ }$ $\lsl$ sh & \\
\textit{MVN} & rd, op2 & rd = $\sim$op2 & \\
ORN & rd, rn, op2 & rd = rn | $\sim$op2 & \\
ORR & rd, rn, op2 & rd = rn | op2 & \\
\textit{ROR} & rd, rn, \#i$^{ }_{6}$ & rd = rn $\ror$ i & \\
ROR & rd, rn, rm & rd = rn $\ror$ rm & \\
\textit{TST} & rn, op2 & rn \& op2 & \\
\end{asmtable}
%
\begin{asmtable}{Load and Store Instructions}
LDP & rt, rt2, [addr] & rt2:rt = [addr]$^{ }_{2N}$ & \\
LDPSW & Xt, Xt2, [addr] & Xt = [addr]$^{\pm}_{32}$; Xt2 = [addr$+$4]$^{\pm}_{32}$ & \\
LD\{U\}R & rt, [addr] & rt = [addr]$^{ }_{N}$ & \\
LD\{U\}R\{B,H\} & Wt, [addr] & Wt = [addr]$^{\emptyset}_{N}$ & \\
\multicolumn{2}{|l|}{LD\{U\}RS\{B,H\} rt, [addr]} & rt = [addr]$^{\pm}_{N}$ & \\
LD\{U\}RSW & Xt, [addr] & Xt = [addr]$^{\pm}_{32}$ & \\
PRF\{U\}M & prfop, addr & Prefetch(addr, prfop) & \\
STP & rt, rt2, [addr] & [addr]$^{ }_{2N}$ = rt2:rt & \\
ST\{U\}R & rt, [addr] & [addr]$^{ }_{N}$ = rt & \\
ST\{U\}R\{B,H\} & Wt, [addr] & [addr]$^{ }_{N}$ = Wt$^{ }_{N0}$ & \\
\end{asmtable}
%
\begin{table-llX}{Addressing Modes (addr)}
xxP,LDPSW & [Xn\{, \#i$^{ }_{7+s}$\}] & addr = Xn $+$ i$^{\pm}_{6+s:s}$:0$^{ }_{s}$ \\
xxP,LDPSW & [Xn], \#i$^{ }_{7+s}$ & addr=Xn; Xn$+$=i$^{\pm}_{6+s:s}$:0$^{ }_{s}$ \\
xxP,LDPSW & [Xn, \#i$^{ }_{7+s}$]! & Xn$+$=i$^{\pm}_{6+s:s}$:0$^{ }_{s}$; addr=Xn \\
xxR*,PRFM & [Xn\{, \#i$^{ }_{12+s}$\}] & addr = Xn $+$ i$^{\emptyset}_{11+s:s}$:0$^{ }_{s}$ \\
xxR* & [Xn], \#i$^{ }_{9+s}$ & addr = Xn; Xn $+$= i$^{\pm}_{8+s:s}$:0$^{ }_{s}$ \\
xxR* & [Xn, \#i$^{ }_{9+s}$]! & Xn $+$= i$^{\pm}_{8+s:s}$:0$^{ }_{s}$; addr = Xn \\
xxR*,PRFM & [Xn,Xm\{, LSL \#0|s\}] & addr = Xn + Xm $\lsl$ s \\
xxR*,PRFM & [Xn,Wm,UXTW\{ \#0|s\}] & addr = Xn + Wm$^{?}_{ }$ $\lsl$ s \\
xxR*,PRFM & [Xn,rm,SXTX\{ \#0|s\}] & addr = Xn + rm$^{\pm}_{ }$ $\lsl$ s \\
xxUR*,PRFUM & [Xn\{, \#i$^{ }_{9}$\}] & addr = Xn $+$= i$^{\pm}_{ }$ \\
LDR\{SW\},PRFM & $\pm$rel$^{ }_{21}$ & addr = PC $+$ rel$^{\pm}_{20:2}$:0$^{ }_{2}$ \\
\end{table-llX}
%
\begin{asmtable}{Branch Instructions}
B & rel$^{ }_{28}$ & PC = PC $+$ rel$^{\pm}_{27:2}$:0${ }_{2}$ & \\
Bcc & rel$^{ }_{21}$ & if(cc) PC = PC $+$ rel$^{\pm}_{20:2}$:0${ }_{2}$ & \\
BL & rel$^{ }_{28}$ & X30 = PC $+$ 4; PC $+$= rel$^{\pm}_{27:2}$:0$^{ }_{2}$ & \\
BLR & Xn & X30 = PC $+$ 4; PC = Xn & \\
BR & Xn & PC = Xn & \\
CBNZ & rn, rel$^{ }_{21}$ & if(rn $\ne$ 0) PC $+$= rel$^{\emptyset}_{20:2}$:0$^{ }_{2}$ & \\
CBZ & rn, rel$^{ }_{21}$ & if(rn $=$ 0) PC $+$= rel$^{\emptyset}_{20:2}$:0$^{ }_{2}$ & \\
RET & \{Xn\} & PC = Xn & \\
TBNZ & rn, \#i, rel$^{ }_{16}$ & if(rn$^{ }_{i}$ $\ne$ 0) PC $+$= rel$^{\pm}_{15:2}$:0$^{ }_{2}$ & \\
TBZ & rn, \#i, rel$^{ }_{16}$ & if(rn$^{ }_{i}$ $=$ 0) PC $+$= rel$^{\pm}_{15:2}$:0$^{ }_{2}$ & \\
\end{asmtable}
%
\begin{asmtable}{Conditional Instructions}
CCMN & rn, \#i$^{ }_{5}$, \#f$^{ }_{4}$, cc & if(cc) rn $+$ i; else N:Z:C:V = f & \\
CCMN & rn, rm, \#f$^{ }_{4}$, cc & if(cc) rn $+$ rm; else N:Z:C:V = f & \\
CCMP & rn, \#i$^{ }_{5}$, \#f$^{ }_{4}$, cc & if(cc) rn $-$ i; else N:Z:C:V = f & \\
CCMP & rn, rm, \#f$^{ }_{4}$, cc & if(cc) rn $-$ rm; else N:Z:C:V = f & \\
\textit{CINC} & rd, rn, cc & if(cc) rd = rn $+$ 1; else rd = rn & \\
\textit{CINV} & rd, rn, cc & if(cc) rd = $\sim$rn; else rd = rn & \\
\textit{CNEG} & rd, rn, cc & if(cc) rd = $-$rn; else rd = rn & \\
CSEL & rd, rn, rm, cc & if(cc) rd = rn; else rd = rm & \\
\textit{CSET} & rd, cc & if(cc) rd = 1; else rd = 0 & \\
\textit{CSETM} & rd, cc & if(cc) rd = $\sim$0; else rd = 0 & \\
CSINC & rd, rn, rm, cc & if(cc) rd = rn; else rd = rm $+$ 1 & \\
CSINV & rd, rn, rm, cc & if(cc) rd = rn; else rd = $\sim$rm & \\
CSNEG & rd, rn, rm, cc & if(cc) rd = rn; else rd = $-$rm & \\
\end{asmtable}
%
\begin{table-llX}{Operand 2 (op2)}
all & \textit{rm} & rm \\
all & rm, LSL \#i$^{ }_{6}$ & rm $\lsl$ i \\
all & rm, LSR \#i$^{ }_{6}$ & rm $\lsr$ i \\
all & rm, ASR \#i$^{ }_{6}$ & rm $\asr$ i \\
logical & rm, ROR \#i$^{ }_{6}$ & rm $\ror$ i \\
arithmetic & Wm, \{S,U\}XTB\{ \#i$^{ }_{3}$\} & Wm$^{?}_{B0}$ $\lsl$ i \\
arithmetic & Wm, \{S,U\}XTH\{ \#i$^{ }_{3}$\} & Wm$^{?}_{H0}$ $\lsl$ i \\
arithmetic & Wm, \{S,U\}XTW\{ \#i$^{ }_{3}$\} & Wm$^{?}_{ }$ $\lsl$ i \\
arithmetic & Xm, \{S,U\}XTX\{ \#i$^{ }_{3}$\} & Xm$^{?}_{ }$ $\lsl$ i \\
arithmetic & \#i$^{ }_{12}$ & i$^{\emptyset}_{ }$ \\
arithmetic & \#i$^{ }_{24}$ & i$^{\emptyset}_{23:12}$:0$^{ }_{12}$ \\
AND,EOR,ORR,TST & \#mask & mask \\
\end{table-llX}
%
\begin{table-lX}{Notes for Instruction Set}
O & Optional feature \\
S & SP/WSP used as operand(s) instead of XZR/WZR \\
1,2,3,4,5,6 & Introduced in ARMv8.\{1..6\} \\
\end{table-lX}
%
\begin{asmtable}{Atomic Instructions (ARMv8.1)}
CAS\{A\}\{L\} & rs, rt, [Xn] & if (rs $=$ [Xn]$^{ }_{N}$) [Xn]$^{ }_{N}$ = rt & \\
\multicolumn{2}{|l|}{CAS\{A\}\{L\}\{B,H\} Ws, Wt, [Xn]} & if (Ws$^{ }_{N0}$ $=$ [Xn]$^{ }_{N}$) [Xn]$^{ }_{N}$ = Wt$^{ }_{N0}$ & \\
CAS\{A\}\{L\}P & rs,rs2,rt,rt2,[Xn] & if (rs2:rs $=$ [Xn]$^{ }_{2N}$) [Xn]$^{ }_{2N}$ = rt2:rt & \\
LDao\{A\}\{L\} & rs, rt, [Xn] & rt = [Xn]$^{ }_{N}$; [Xn]$^{ }_{N}$ = ao([Xn]$^{ }_{N}$, rs) & \\
\multicolumn{2}{|l|}{LDao\{A\}\{L\}\{B,H\} Ws, Wt, [Xn]} & Wt=[Xn]$^{\emptyset}_{N}$; [Xn]$^{ }_{N}$=ao([Xn]$^{ }_{N}$,Ws$^{ }_{N0}$) & \\
STao\{A\}\{L\} & rs, [Xn] & [Xn]$^{ }_{N}$ = ao([Xn]$^{ }_{N}$, rs) & \\
\multicolumn{2}{|l|}{STao\{A\}\{L\}\{B,H\} Ws, [Xn]} & [Xn]$^{ }_{N}$ = ao([Xn]$^{ }_{N}$, Ws$^{ }_{N0}$) & \\
SWP\{A\}\{L\} & rs, rt, [Xn] & rt = [Xn]$^{ }_{N}$; [Xn]$^{ }_{N}$ = rs & \\
\multicolumn{2}{|l|}{SWP\{A\}\{L\}\{B,H\} Ws, Wt, [Xn]} & Wt = [Xn]$^{\emptyset}_{N}$; [Xn]$^{ }_{N}$ = Ws$^{ }_{N0}$ & \\
\end{asmtable}
%
\begin{table2-lX}{Atomic Operations (ao)}
ADD & [Xn] $+$ rs & SMAX & [Xn] $\sgt$ rs ? [Xn] : rs \\
CLR & [Xn] \& $\sim$rs & SMIN & [Xn] $\slt$ rs ? [Xn] : rs \\
EOR & [Xn] $\oplus$ rs & UMAX & [Xn] $\ugt$ rs ? [Xn] : rs \\
SET & [Xn] | rs & UMIN & [Xn] $\ult$ rs ? [Xn] : rs \\
\end{table2-lX}
%
\begin{asmtable}{Checksum Instructions}
\multicolumn{2}{|l|}{CRC32\{B,H,W\} Wd, Wn, Wm} & Wd=CRC32(Wn,0x04c11db7,Wm$^{ }_{N0}$) & O \\
CRC32X & Wd, Wn, Xm & Wd = CRC32(Wn,0x04c11db7,Xm) & O \\
\multicolumn{2}{|l|}{CRC32C\{B,H,W\} Wd, Wn, Wm} & Wd=CRC32(Wn,0x1edc6f41,Wm$^{ }_{N0}$) & O \\
CRC32CX & Wd, Wn, Xm & Wd = CRC32(Wn,0x1edc6f41,Xm) & O \\
\end{asmtable}
%
\begin{asmtable2}{Hint Instructions}
BTI & \{j\}\{c\} & SetBTypeNext(\{j\}\{c\}) & 5 \\
DGH & & DataGatheringHint() & O \\
%HINT & \#$^{ }_{7}$ & Meta instruction for BTI,DGH,NOP,YIELD,WFE,WFI,SEV,SEVL & \\
NOP & & & \\
SEV & & SendEvent() & \\
SEVL & & EventRegisterSet() & \\
WFE & & WaitForEvent() & \\
WFI & & WaitForInterrupt() & \\
YIELD & & & \\
\end{asmtable2}
%
\begin{asmtable2}{Flag Manipulation Instructions}
%AXFLAG & & NZCV = (0, Z|V, C\&$\sim$V, 0) & 5 \\
CFINV & & C = $\sim$C & 4 \\
RMIF & Xn, \#i$^{ }_{6}$, \#m$^{ }_{4}$ & for(n=0..3) if(m$^{ }_{n}$) NZCV$^{ }_{n}$ = Xn$^{ }_{i+n}$ & 4 \\
\multicolumn{2}{|l|}{SETF\{8,16\} Wn} & N = Wn$^{ }_{N-1}$; Z = Wn$=$0 ? 1 : 0;\newline V = Wn$^{ }_{N-1}$ $\oplus$ Wn$^{ }_{N-2}$ & 4 \\
%XAFLAG & & NZCV = ($\sim$C\&$\sim$Z, Z\&C, C|Z, $\sim$C\&Z) & 5 \\
\end{asmtable2}
%
\begin{table-lX}{DMB and DSB Options (barrierop)}
OSH\{,LD,ST\} & Outer shareable, \{all,load,store\} \\
NSH\{,LD,ST\} & Non-shareable, \{all,load,store\} \\
ISH\{,LD,ST\} & Inner shareable, \{all,load,store\} \\
LD & Full system, load \\
ST & Full system, store \\
SY & Full system, all \\
\end{table-lX}
%
\begin{asmtable}{Load and Store Instructions with Attribute}
LD\{A\}XP & rt, rt2, [Xn] & rt2:rt = [Xn, <SetExclMonitor>]$^{ }_{2N}$ & \\
LD\{A\}\{X\}R & rt, [Xn] & rt = [Xn, <SetExclMonitor>]$^{ }_{N}$ & \\
\multicolumn{2}{|l|}{LD\{A\}\{X\}R\{B,H\} Wt, [Xn]} & Wt = [Xn, <SetExclMonitor>]$^{\emptyset}_{N}$ & \\
LDLAR\{,B,H\} & rt, [Xn] & rt = [Xn, <LimitedOrdered>]$^{\emptyset}_{N}$ & 1 \\
LDARP\{,B,H\} & rt, [Xn] & rt = [Xn, <Ordered>]$^{\emptyset}_{N}$ & 3 \\
\multicolumn{2}{|l|}{LDAPUR\{,B,H\} rt, [addr]} & rt = [addr, <Ordered>]$^{\emptyset}_{N}$ & 4 \\
\multicolumn{2}{|l|}{LDAPURS\{B,H,W\} rt, [addr]} & rt = [addr, <Ordered>]$^{\pm}_{N}$ & 4 \\
LDNP & rt, rt2, [addr] & rt2:rt = [addr, <Temp>]$^{ }_{2N}$ & \\
LDTR & rt, [addr] & rt = [addr, <Unpriv>]$^{ }_{N}$ & \\
LDTR\{B,H\} & Wt, [addr] & Wt = [addr, <Unpriv>]$^{\emptyset}_{N}$ & \\
LDTRS\{B,H\} & rt, [addr] & rt = [addr, <Unpriv>]$^{\pm}_{N}$ & \\
LDTRSW & Xt, [addr] & Xt = [addr, <Unpriv>]$^{\pm}_{32}$ & \\
STLLR\{,B,H\} & rt, [Xn] & [Xn, <LimitedOrdered]$^{\emptyset}_{N}$ = rt & 1 \\
STLR & rt, [Xn] & [Xn, <Release>]$^{ }_{N}$ = rt & \\
STLR\{B,H\} & Wt, [Xn] & [Xn, <Release>]$^{ }_{N}$ = Wt$^{ }_{N0}$ & \\
ST\{L\}XP & Wd, rt, rt2, [Xn] & [Xn,<Excl>]$^{ }_{2N}$=rt:rt2;Wd=fail?1:0 & \\
ST\{L\}XR & Wd, rt, [Xn] & [Xn, <Excl>]$^{ }_{N}$=rt; Wd=fail?1:0 & \\
\multicolumn{2}{|l|}{ST\{L\}XR\{B,H\} Wd, Wt, [Xn]} & [Xn,<Excl>]$^{ }_{N}$=Wt$^{ }_{N0}$; Wd=fail?1:0 & \\
STNP & rt, rt2, [addr] & [addr, <Temp>]$^{ }_{2N}$ = rt2:rt & \\
STTR & rt, [addr] & [addr, <Unpriv>]$^{ }_{N}$ = rt & \\
STTR\{B,H\} & Wt, [addr] & [addr, <Unpriv>]$^{ }_{N}$ = Wt$^{ }_{N0}$ & \\
\end{asmtable}
%
\begin{table-llX}{Addressing Modes (addr) with Attribute}
xxNP & [Xn\{, \#i$^{ }_{7+s}$\}] & addr = Xn $+$ i$^{\pm}_{6+s:s}$:0$^{ }_{s}$ \\
xxTR*,LDAPUR* & [Xn\{, \#i$^{ }_{9}$\}] & addr = Xn $+$= i$^{\pm}_{ }$ \\
LDRA & [Xn\{, \#i$^{ }_{12}$\}]\{!\} & addr = Xn $+$ i$^{\pm}_{11:3}$0$^{ }_{3}$; if(!) Xn=addr \\
LDRA & [Xn], \#i$^{ }_{12}$ & addr = Xn; Xn $+$= i$^{\pm}_{11:3}$:0$^{ }_{3}$ \\
STGP & [Xn\{, \#i$^{ }_{11}$\}]\{!\} & addr = Xn $+$ i$^{\pm}_{10:4}$:0$^{ }_{4}$; if(!) Xn=addr \\
STGP & [Xn], \#i$^{ }_{11}$ & addr = Xn; Xn $+$= i$^{\pm}_{10:4}$:0$^{ }_{4}$ \\
LDG & [Xn\{, \#i$^{ }_{13}$\}] & addr = Xn $+$ i$^{\pm}_{12:4}$:0$^{ }_{4}$ \\
ST\{Z\}\{2\}G & [Xn\{, \#i$^{ }_{13}$\}]\{!\} & addr = Xn $+$ i$^{\pm}_{12:4}$:0$^{ }_{4}$; if(!) Xn=addr \\
ST\{Z\}\{2\}G & [Xn], \#i$^{ }_{13}$ & addr = Xn; Xn $+$= i$^{\pm}_{12:4}$:0$^{ }_{4}$ \\
\end{table-llX}
%
\begin{asmtable2}{Barrier Instructions}
CLREX & \{\#i$^{ }_{4}$\} & ClearExclusiveLocal() & \\
CSDB & & ConsumeOfSpeculativeDataBarrier() & \\
DMB & barrierop & DataMemoryBarrier(barrierop) & \\
DSB & barrierop & DataSyncBarrier(barrierop) & \\
ESB & & ErrorSyncBarrier() & 2 \\
ISB & \{SY\} & InstructionSyncBarrier(SY) & \\
PSB & CSYNC & ProfilingSynchronizationBarrier() & 2 \\
PSSBB & & SpeculativeStoreBypassBarrierToPA() & \\
SB & & SpeculationBarrier() & O \\
SSBB & & SpeculativeStoreBypassBarrierToVA() & \\
TSB & CSYNC & TraceSynchronizationBarrier() & 4 \\
\end{asmtable2}
%
\begin{asmtable3}{Memory Tagging Instructions (ARMv8.5)}
ADDG & Xd,Xn,\#i$^{ }_{10}$,\#j$^{ }_{4}$ & Xd = Xn $+$ i$^{\emptyset}_{9:4}$:0$^{ }_{4}$;\newline Xd$^{ }_{59:56}$ = ChooseTag(Xn$^{ }_{59:56}$, j) & S \\
\textit{CMPP} & Xn, Xm & Xn$^{\pm}_{55:0}$ $-$ Xm$^{\pm}_{55:0}$ & S,O \\
GMI & Xd, Xn, Xm & Xd = Xm$^{ }_{63:60}$:Xn$^{ }_{59:56}$:Xm$^{ }_{55:0}$ & S,O \\
IRG & Xd, Xn\{, Xm\} & Xd = Xn$^{ }_{63:60}$:RndTag(Xm):Xn$^{ }_{55:0}$ & S \\
LDG & Xt, [addr] & Xt$^{ }_{59:56}$ = GetTag(addr) & \\
LDGM & Xt, [Xn] & Xt=0;for(n=0..((1$\lsl$(BS$-$2))$-$1)\newline Xt$^{ }_{4n+3:4n}$=GetTag(Xn$+$16n) & O \\
SUBG & Xd,Xn,\#i$^{ }_{10}$,\#j$^{ }_{4}$ & Xd = Xn $-$ i$^{\emptyset}_{9:4}$:0$^{ }_{4}$;\newline Xd$^{ }_{59:56}$ = ChooseTag(Xn$^{ }_{59:56}$, j) & S \\
SUBP\{S\} & Xd, Xn, Xm & Xd = Xn$^{\pm}_{55:0}$ - Xm$^{\pm}_{55:0}$ & S,O \\
STG & Xt, [addr] & SetTag(addr, Xt$^{ }_{59:56}$) & \\
STZG & Xt, [addr] & [addr]$^{ }_{128}$=0; SetTag(addr,Xt$^{ }_{59:56}$) & \\
ST2G & Xt, [addr] & SetTag(addr, Xt$^{ }_{59:56}$);\newline SetTag(addr$+$16, Xt$^{ }_{59:56}$) & \\
STZ2G & Xt, [addr] & [addr]$^{ }_{256}$=0;SetTag(addr,Xt$^{ }_{59:56}$);\newline SetTag(addr+16, Xt$^{ }_{59:56}$) & \\
STG\{Z\}M & Xt, [Xn] & for(n = 0..((1$\lsl$(BS$-$2))$-$1)\newline SetTag(Xn$+$16n, Xt$^{ }_{4n+3:4n}$) & O \\
STGP & Xt, Xt2, [addr] & [addr]$^{ }_{128}$ = Xt2:Xt;\newline SetTag(addr, addr$^{ }_{59:56}$) & \\
\end{asmtable3}
%
\begin{asmtable}{Pointer Authentication Instructions (ARMv8.3)}
AUT\{D,I\}k & Xd, Xn & Xd = Auth(Xd, Xn, k, \{D,I\}) & S \\
AUT\{D,I\} & Zk Xd & Xd = Auth(Xd, 0, k, \{D,I\}) & \\
AUTIk1716 & & X17 = Auth(X17, X16, k, I) & \\
AUTIkSP & & X30 = Auth(X30, SP, k, I) & \\
AUTIkZ & & X30 = Auth(X30, 0, k, I) & \\
BRAk & Xn, Xm & PC = Auth(Xn, Xm, k, I) & S\\
BRAkZ & Xn & PC = Auth(Xn, 0, k, I) & \\
BLRAk & Xn, Xm & X30=PC$+$4; PC = Auth(Xn,Xm,k,I) & S \\
BLRAkZ & Xn & X30=PC$+$4; PC = Auth(Xn,0,k,I) & \\
ERETAk & & PC=Auth(ELR\_ELn, SP, k, I);\newline PSTATE = SPSR\_ELn & \\
LDRAk & Xt, [addr] & Xt = [Auth(addr, 0, k, D)] & \\
PAC\{D,I\}k & Xd, Xn & Xd = AddPAC(Xd, Xn ,k, \{D,I\}) & S \\
PAC\{D,I\}Zk & Xd & Xd = AddPAC(Xd, 0, k, \{D,I\}) & \\
PACGA & Xd, Xn, Xm & Xd = CompPAC(Xn,Xm,APGAKey) & S \\
PACIkSP & & X30 = AddPAC(X30, SP, k, I) & \\
PACIkZ & & X30 = AddPAC(X30, 0, k, I) & \\
PACIk1716 & & X17 = AddPAC(X17, X16, k, I) & \\
RETAk & & PC = Auth(X30, SP, k, I) & \\
XPAC\{D,I\} & Xd & Xd = StripPAC(Xd, \{D,I\}) & \\
XPACLRI & & X30 = StripPAC(X30, I) & \\
\end{asmtable}
%
\begin{asmtable2}{System Instructions}
\multicolumn{2}{|l|}{AT S1\{2\}E\{0..3\}\{R,W\}\{P\}, Xn} & PAR\_EL1 = AddrTrans(Xn) & \\
BRK & \#i$^{ }_{16}$ & SoftwareBreakpoint(i) & \\
CFP & RCTX, Xn & Restrict(ControlFlow, Xn) & O \\
CPP & RCTX, Xn & Restrict(CachePrefetch, Xn) & O \\
DVP & RCTX, Xn & Restrict(DataValue, Xn) & O \\
ERET & & PC=ELR\_ELn;PSTATE=SPSR\_ELn & \\
HVC & \#$^{ }_{16}$ & CallHypervisor(i) & \\
MRS & Xn, sysreg & Xn = sysreg & \\
MSR & sysreg, Xn & sysreg = Xn & \\
MSR & SPSel, \#i$^{ }_{1}$ & PSTATE.SP = i & \\
MSR & DAIFSet, \#i$^{ }_{4}$ & PSTATE.DAIF |= i & \\
MSR & DAIFClr, \#i$^{ }_{4}$ & PSTATE.DAIF \&= $\sim$i & \\
SMC & \#i$^{ }_{16}$ & CallSecureMonitor(i) & \\
SVC & \#i$^{ }_{16}$ & CallSupervisor(i) & \\
%SYS & \#op1, Cn, Cm, \#op2\{, Xn\} & SysInstr(op1, Cn, Cm, op2) = Xn & \\
%SYSL & Xd, \#op1, Cn, Cm, \#op2 & Xd = SysInstr(op1, Cn, Cm, op2) & \\
\end{asmtable2}
%
\begin{asmtable2}{Cache and TLB Maintenance Instructions}
DC & \{C,CI,I\}\{,G,GD\}SW, Xx & DC/Tag clean/inv by Set/Way & \\
DC & \{C,CI,I\}\{,G,GD\}VAC, Xx & DC/Tag clean/inv by VA to PoC & \\
DC & C\{,G,GD\}VA\{D\}P, Xx & DC/Tag clean by VA to Po\{D\}P & 2 \\
DC & CVAU, Xx & DC clean by VA to PoU & \\
DC & \{G,GZ,Z\}VA, Xx & DC zero/Tag by VA (DCZID\_EL0) & \\
IC & IALLU\{IS\} & IC inv all to PoU & \\
IC & IVAU, Xx & IC inv VA to PoU & \\
TLBI & tblop\{,IS,OS\}, Xx & TLB invalidate \{to inner/outer share\} & \\
\end{asmtable2}
%
\begin{table-lXr}{TLBI Options}
ALLE\{1..3\} & All & \\
ASIDE1 & by ASID & \\
VMALL\{S12\}E1 & By VMID, all, stage 1 \{\& 2\} & \\
\{R\}IPAS2\{L\}E1 & Range by IPA \{, last level only\} & \\
\{R\}VA\{L\}E\{1..3\} & \{Range\} by VA\{, last level only\} & \\
\{R\}VAA\{L\}E1 & \{Range\} by VA, all ASID\{, last level only\} & \\
\end{table-lXr}
%
\begin{table-llX}{Registers}
X0-X7 & W0-W7 & Arguments and return values \\
X8 & W8 & Indirect result \\
X9-X15 & W9-W15 & Temporary \\
X16-X17 & W16-W17 & Intra-procedure-call temporary \\
X18 & W18 & Platform defined use \\
X19-X28 & W19-W28 & Temporary (must be preserved) \\
X29 & W29 & Frame pointer (must be preserved) \\
X30 & W30 & Return address \\
SP & WSP & Stack pointer \\
XZR & WZR & Zero \\
PC & & Program counter \\
\end{table-llX}
%
\begin{table-lX}{Keys}
%\{S\} & Optional suffix, if present update NZCV flags \\
N & Operand bit size (8, 16, 32 or 64) \\
s & Operand log byte size (0=byte,1=hword,2=word,3=dword) \\
rd, rn, rm, rt & General register of either size (Wn or Xn) \\
prfop & P\{LD,LI,ST\}L\{1..3\}\{KEEP,STRM\} \\
k & Pointer Authentication Key (A or B) \\
\{,sh\} & Optional halfword left shift (LSL \#\{16,32,48\}) \\
val$^{\pm}_{ }$, val$^{\emptyset}_{ }$, val$^{?}_{ }$ & Value is sign/zero extended (? depends on instruction) \\
$\smul$ $\sdiv$ $\asr$ $\sgt$ $\slt$ & Operation is signed \\
\end{table-lX}
%
\begin{table-llX}{Condition Codes (cc)}
EQ & Equal & Z \\
NE & Not equal & !Z \\
CS/HS & Carry set, Unsigned higher or same & C \\
CC/LO & Carry clear, Unsigned lower & !C \\
MI & Minus, Negative & N \\
PL & Plus, Positive or zero & !N \\
VS & Overflow & V \\
VC & No overflow & !V \\
HI & Unsigned higher & C \& !Z \\
LS & Unsigned lower or same & !C | Z \\
GE & Signed greater than or equal & N $=$ V \\
LT & Signed less than & N $\ne$ V \\
GT & Signed greater than & !Z \& N $=$ V \\
LE & Signed less than or equal & Z | N $\ne$ V \\
AL & Always & 1 \\
\end{table-llX}
%
\begin{table-llXr}{Process State (PSTATE) and Saved Program Status (SPSR)}
SP & 0x00000001 & Stack pointer register selection bit & \\
EL & 0x0000000C & Current Exception level & \\
%M & 0x0000000F & AArch32 Execution mode & \\
nRW & 0x00000010 & Execution state (0=AArch64, 1=AArch32) & \\
%T & 0x00000020 & AArch32 Thumb mode & \\
F & 0x00000040 & FIQ interrupt mask & \\
I & 0x00000080 & IRQ interrupt mask & \\
A & 0x00000100 & SError interrupt mask & \\
D & 0x00000200 & Debug exception mask & \\
%E & 0x00000200 & AArch32 Endianess & \\
BTYPE & 0x00000C00 & Branch target identification bit & 5 \\
SSBS & 0x00001000 & Speculative Store Bypass Safe bit & O \\
%GE & 0x000F0000 & AArch32 Greater than or equal flags & \\
IL & 0x00100000 & Illegal Execution & \\
SS & 0x00200000 & Software Step bit & \\
PAN & 0x00400000 & Privileged Access Never state bit & 1 \\
UAO & 0x00800000 & User Access Override bit & 2 \\
%SSBS & 0x00800000 & AArch32 Speculative Store Bypass Safe bit & O \\
DIT & 0x01000000 & Data Independent Timing bit & 4 \\
TCO & 0x02000000 & Tag Check Override bit & O,5 \\
%IT & 0x0600FC00 & AArch32 IT block state & \\
%Q & 0x08000000 & AArch32 Overflow or saturation flag & \\
V & 0x10000000 & Overflow condition flag & \\
C & 0x20000000 & Carry condition flag & \\
Z & 0x40000000 & Zero condition flag & \\
N & 0x80000000 & Negative condition flag & \\
\end{table-llXr}
%
\begin{table-lXr}{Special Purpose Registers}
SPSR\_EL\{1..3\} & Process state on exception entry to EL\{1..3\} & \\
ELR\_EL\{1..3\} & Exception return address from EL\{1..3\} & \\
SP\_EL\{0..2\} & Stack pointer for EL\{0..2\} & \\
SPSel & SP selection (0: SP=SP\_EL0, 1: SP=SP\_ELn) & \\
CurrentEL & Current Exception level (at bits 3..2) & RO \\
DAIF & Current interrupt mask bits (at bits 9..6) & \\
SSBS & Speculative Store Bypass Safe (at bit 12) & O \\
PAN & Privileged Access Never (at bit 22) & 1 \\
UAO & User Access Override (at bit 23) & 2 \\
DIT & Data Independent Timing (at bit 24) & 4 \\
TCO & Tag Check Override (at bit 25) & 5 \\
NZCV & Condition flags (at bits 31..28) & \\
FPCR & Floating-point operation control & \\
FPSR & Floating-point status & \\
%SPSR\_irq & Process state on entry to AArch32 IRQ mode & \\
%SPSR\_abt & Process state on entry to AArch32 Abort mode & \\
%SPSR\_und & Process state on entry to AArch32 Undefined mode & \\
%SPSR\_fiq & Process state on entry to AArch32 FIQ mode & \\
\end{table-lXr}
%
\begin{table-lX}{Exception Vectors}
0x000,0x080,0x100,0x180 & \{Sync,IRQ,FIQ,SError\} from cur lvl with SP\_EL0 \\
0x200,0x280,0x300,0x380 & \{Sync,IRQ,FIQ,SError\} from cur lvl with SP\_ELn \\
0x400,0x480,0x500,0x580 & \{Sync,IRQ,FIQ,SError\} from lower lvl using A64 \\
0x600,0x680,0x700,0x780 & \{Sync,IRQ,FIQ,SError\} from lower lvl using A32 \\
\end{table-lX}
%
\begin{table-lX}{Exception Classes}
0x00 & Unknown reason \\
0x01 & Trapped WFI or WFE instruction execution \\
%0x03,0x04 & Trapped \{MCR/MRC,MCRR/MRRC\} access with coproc 15 \\
%0x05,0x0c & Trapped \{MCR/MRC,MRRC\} access with coproc 14 \\
%0x06 & Trapped LDC or STC access \\
0x07 & Trapped access to SIMD/FP \\
%0x08 & Trapped VMRS access \\
0x09 & Trapped access to PAuth instruction \\
0x0e & Illegal Execution state \\
0x11,0x15 & SVC instruction execution in AArch\{32,64\} state \\
0x12,0x16 & HVC instruction execution in AArch\{32,64\} state \\
0x13,0x17 & SMC instruction execution in AArch\{32,64\} state \\
0x18 & Trapped MSR, MRS, or System instruction execution \\
0x19 & Trapped access to SVE functionallity \\
0x1a & Trapped ERET or ERETAk execution \\
0x1c & Pointer authentication failure \\
0x1f & Implementation defined exception to EL3 \\
0x20,0x21 & Instruction Abort from \{lower,current\} level \\
0x22,0x26 & \{PC,SP\} alignment fault \\
0x24,0x25 & Data Abort from \{lower,current\} level \\
0x28,0x2c & Trapped float-point exception from AArch\{32,64\} state \\
0x2f & SError interrupt \\
0x30,0x31 & Breakpoint exception from \{lower,current\} level \\
0x32,0x33 & Software Step exception from \{lower,current\} level \\
0x34,0x35 & Watchpoint exception from \{lower,current\} level \\
0x38,0x3c & \{BKPT,BRK\} instruction excecution from AArch\{32,64\} state \\
%0x3a & Vector Catch exception from AArch32 state \\
\end{table-lX}
%
%\begin{asmtable}{Debug Instructions}
%DCPS\{123\} & \{\#i$^{ }_{16}$\} & DebugChangePE\{123\}(i) & \\
%DRPS & & DebugRestoreState() & \\
%HLT & \#i$^{ }_{16}$ & DebugHalt(i) & \\
%\end{asmtable}
%
\newpage
\begin{center}
{\Large\bfseries AArch64 Floating-point and \\* Advanced SIMD Extensions}
\end{center}
%
\begin{asmtables2}{SIMD Load/Store Instructions}
LD1 & \{vt$^{ }_{BHSD}$\}, [addr] & Vt = [addr]$^{ }_{nz}$ \\ % 8B,16B,4H,8H,2S,4S,1D,2D
LD1 & \{vt$^{ }_{BHSD}$, ...\}, [addr] & \{\{Vt''':\}Vt'':\}Vt':Vt = [addr]$^{ }_{\{2,3,4\}nz}$ \\ % 8B,16B,4H,8H,2S,4S,1D,2D
LD1 & \{Vt.t$^{ }_{BHSD}$[i]\}, [addr] & Vt$^{ }_{ti}$ = [addr]$^{ }_{z}$ \\ % B,H,S,D
LD1R & \{Vt$^{ }_{BHSD}$\}, [addr] & Vt$^{ }_{t*}$ = [addr]$^{ }_{z}$ \\ % 8B,16B,4H,8H,2S,4S,1D,2D
LD\{2,3,4\} & \{vt$^{ }_{BHSD}$, ...\}, [addr] & \{\{Vt'''$^{ }_{te}$:Vt''$^{ }_{te}$:...Vt'$^{ }_{t0}$:Vt$^{ }_{t0}$ = [addr]$^{ }_{nz}$ \\ % 8B,16B,4H,8H,2S,4S,1D,2D
LD\{2,3,4\} & \{Vt.t$^{ }_{BHSD}$[i],...\},[addr] & \{\{Vt'''$^{ }_{ti}$:\}Vt''$^{ }_{ti}$:\}Vt'$^{ }_{ti}$:Vt$^{ }_{ti}$ = [addr]$^{ }_{nz}$ \\ % B,H,S,D
LD\{2,3,4\}R & \{vt$^{ }_{BHSD}$, ...\}, [addr] & \{\{Vt'''$^{ }_{t*}$:\}Vt''$^{ }_{t*}$:\}Vt'$^{ }_{t*}$:Vt$^{ }_{t*}$=[addr]$^{ }_{nz}$ \\ % 8B,16B,4H,8H,2S,4S,1D,2D
LD\{N\}P & qt$^{ }_{SDQ}$, qt2$^{ }_{d}$, [addr] & Vt2$^{ }_{t0}$:Vt$^{ }_{t0}$ = [addr]$^{ }_{2z}$ \\ % S,D,Q
LD\{U\}R & qt$^{ }_{BHSDQ}$, [addr] & Vt$^{ }_{t0}$ = [addr]$^{ }_{z}$ \\ % B,H,S,D,Q
ST1 & \{vt$^{ }_{BHSD}$\}, [addr] & [addr]$^{ }_{nz}$ = Vt \\ % 8B,16B,4H,8H,2S,4S,1D,2D
ST1 & \{vt$^{ }_{BHSD}$, ...\}, [addr] & [addr]$^{ }_{\{2,3,4\}nz}$=\{\{Vt''':\}Vt'':\}Vt':Vt \\ % 8B,16B,4H,8H,2S,4S,1D,2D
ST1 & \{Vt.t$^{ }_{BHSD}$[i]\}, [addr] & [addr]$^{ }_{z}$ = Vt$^{ }_{ti}$ \\ % B,H,S,D
ST\{2,3,4\} & \{vt$^{ }_{BHSD}$, ...\}, [addr] & [addr]$^{ }_{nz}$ = \{\{Vt'''$^{ }_{te}$:Vt''$^{ }_{te}$:...Vt'$^{ }_{t0}$:Vt$^{ }_{t0}$ \\ % 8B,16B,4H,8H,2S,4S,1D,2D
ST\{2,3,4\} & \{Vt.t$^{ }_{BHSD}$[i],...\},[addr] & [addr]$^{ }_{nz}$ = \{\{Vt'''$^{ }_{ti}$:\}Vt''$^{ }_{ti}$:\}Vt'$^{ }_{ti}$:Vt$^{ }_{ti}$ \\ % B,H,S,D
ST\{N\}P & qt$^{ }_{SDQ}$, qt2$^{ }_{d}$, [addr] & [addr]$^{ }_{2z}$ = Vt2$^{ }_{t0}$:Vt$^{ }_{t0}$ \\ % S,D,Q
ST\{U\}R & qt$^{ }_{BHSDQ}$, [addr] & [addr]$^{ }_{z}$ = Vt$^{ }_{t0}$ \\ % B,H,S,D,Q
\end{asmtables2}
%
\begin{table-llX}{SIMD Load/Store Addressing Modes}
xx\{1,2,3,4\}\{R\} & [Xn] & addr = Xn \\
xx\{1,2,3,4\}\{R\} & [Xn], \#i & addr = Xn; Xn $+$= nz $\udiv$ 8 \\
xx\{1,2,3,4\}\{R\} & [Xn], Xm & addr = Xn; Xn $+$= Xm \\
xxNP & [Xn\{, \#i$^{ }_{7+s}$\}] & addr = Xn $+$ i$^{\pm}_{6+s:s}$:0$^{ }_{s}$ \\
xxP & [Xn, \#i$^{ }_{7+s}$]! & Xn =$+$ i$^{\pm}_{6+s:s}$:0$^{ }_{s}$; addr = Xn \\
xxP & [Xn], \#i$^{ }_{7+s}$ & addr = Xn; Xn =$+$ i$^{\pm}_{6+s:s}$:0$^{ }_{s}$ \\
xxR & [Xn], \#i$^{ }_{9}$ & addr = Xn; Xn =$+$ i$^{\pm}_{ }$ \\
xxR & [Xn, \#i$^{ }_{9}$]! & Xn =$+$ i$^{\pm}_{ }$; addr = Xn \\
xxR & [Xn\{, \#i$^{ }_{12+s}$\}] & addr = Xn $+$ i$^{\emptyset}_{11+s:s}$:0$^{ }_{s}$ \\
xxR & [Xn, Xm\{, LSL \#\{0,s\}\}] & addr = Xn $+$ Xm $\lsl$ \{0,s\} \\
xxR & [Xn, Wm\{, sXTW\{ \#0,s\}\}] & addr = Xn $+$ rm$^{s}_{ }$ $\lsl$ \{0,s\} \\
xxR & [Xn, Xm\{, SXTX\{ \#0,s\}\}] & addr = Xn $+$ rm$^{\pm}_{ }$ $\lsl$ \{0,s\} \\
xxUR & [Xn\{, \#i$^{ }_{9}$\}] & addr = Xn $+$ i$^{\pm}_{ }$ \\
LDR & $\pm$rel${ }_{21}$ & addr = PC $+$ rel$^{\pm}_{20:2}$:0$^{ }_{2}$ \\
\end{table-llX}
%
\begin{asmtables5}{SIMD Misc Instructions}
PMUL & vd$^{ }_{B}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{B*}$ = Vn$^{ }_{B*}$ $\ast$ Vm$^{ }_{B*}$ & \\ % 8B,16B
PMULL\{2\} & vd$^{ }_{HQ}$, vn$^{ }_{BD}$, vm$^{ }_{n}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t'*}$ $\ast$ Vm$^{ }_{t'*}$ & \\ % 8H+8B/16B, 1Q+1D/2D
sDOT & vd$^{ }_{S}$, vn$^{ }_{B}$, vm$^{ }_{n}$ & Vd$^{ }_{S*}$=$\sum_{k=0}^{3}$(Vn$^{ }_{B4*+k}$$\umul^{s}_{ }$Vm$^{ }_{B4*+k}$) & 2,I,O \\ % 2S+8B, 4S+16B
sMMLA & Vd.4S,Vn.16B,Vm.16B & Vd$^{ }_{S[2,2]}$ $+$= Vn$^{ }_{B[2,8]}$ $\umul^{s}_{ }$ Vm$^{ }_{B[8,2]}$ & 2,O \\ % 4S+16B
SUDOT & vd$^{ }_{S}$, vn$^{ }_{B}$, Vm.4B[i] & Vd$^{ }_{S*}$=$\sum_{k=0}^{3}$(Vn$^{\pm}_{B4*+k}$ $\smul$ Vm$^{\emptyset}_{Bi+k}$) & 2,O \\ % 2S+8B, 4S+16B
URECPE & vd$^{ }_{S}$, vn$^{ }_{d}$ & Vd$^{ }_{S*}$ = RecipEstimate(Vn$^{ }_{S*}$) & \\ % 2S,4S
URSQRTE & vd$^{ }_{S}$, vn$^{ }_{d}$ & Vd$^{ }_{S*}$ = RecipSqrtEstimate(Vn$^{ }_{S*}$) & \\ % 2S,4S
USDOT & vd$^{ }_{S}$, vn$^{ }_{B}$, vm$^{ }_{n}$ & Vd$^{ }_{S*}$=$\sum_{k=0}^{3}$(Vn$^{\emptyset}_{B4*+k}$$\smul$Vm$^{\pm}_{B4*+k}$) & 2,I,O \\ % 2S+8B, 4S+16B
USMMLA & Vd.4S,Vn.16B,Vm.16B & Vd$^{ }_{S[2,2]}$ $+$= Vn$^{\emptyset}_{B[2,8]}$ $\umul$ Vm$^{\pm}_{B[8,2]}$ & 2,O \\ % 4S+16B
\end{asmtables5}
%
\begin{asmtables6}{Floating Point Arithmetic Instructions}
FABD & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = $\lvert$Vn$^{ }_{t*}$ $-$ Vm$^{ }_{t*}$$\rvert$ & M \\ % a = 4H,8H,2S,4S,2D
FABS & vd$^{ }_{HSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = $\lvert$Vn$^{ }_{t*}$$\rvert$ & M \\ % a = 4H,8H,2S,4S,2D
FACGE & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$=($\lvert$Vn$^{ }_{t*}$$\rvert$$\uge$$\lvert$Vm$^{ }_{t*}$$\rvert$) ? 1$^{ }_{z}$ : 0$^{ }_{z}$ & M \\ % a = 4H,8H,2S,4S,2D
FACGT & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$=($\lvert$Vn$^{ }_{t*}$$\rvert$$\ugt$$\lvert$Vm$^{ }_{t*}$$\rvert$) ? 1$^{ }_{z}$ : 0$^{ }_{z}$ & M \\ % a = 4H,8H,2S,4S,2D
FADD & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $+$ Vm$^{ }_{t*}$ & M \\ % 4H,8H,2S,4S,2D
FADDP & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$=(Vm:Vn)$^{ }_{t2*}$$+$(Vm:Vn)$^{ }_{t2*+1}$ & M \\ % 4H,8H,2S,4S,2D
FDIV & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $\udiv$ Vm$^{ }_{t*}$ & M \\ % 4H,8H,2S,4S,2D
FMLa & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ $\pm$= Vn$^{ }_{t*}$ $\umul$ Vm$^{ }_{t*}$ & I,M \\ % 4H,8H,2S,4S,2D
FMLaL\{2\} & vd$^{ }_{S}$, vn$^{ }_{H}$, vm$^{ }_{H}$ & Vd$^{ }_{S*}$ $\pm$= Vn$^{ }_{H*}$ $\umul$ Vm$^{ }_{H*}$ & 2,I,O \\ % 2S+2H, 4S+4H
FM\{N\}ADD & qd$^{ }_{HSD}$,qn$^{ }_{d}$,qm$^{ }_{d}$,qa$^{ }_{d}$ & Vd$^{ }_{t0}$ = $\pm$Va$^{ }_{t0}$ $+$ Vn$^{ }_{t0}$ $\umul$ Vm$^{ }_{t0}$ & \\ % H,S,D
FM\{N\}SUB & qd$^{ }_{HSD}$,qn$^{ }_{d}$,qm$^{ }_{d}$,qa$^{ }_{d}$ & Vd$^{ }_{t0}$ = $\pm$Va$^{ }_{t0}$ $-$ Vn$^{ }_{t0}$ $\umul$ Vm$^{ }_{t0}$ & \\ % H,S,D
FNEG & vd$^{ }_{HSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = $-$Vn$^{ }_{t*}$ & M \\ % 4H,8H,2S,4S,2D
F\{N\}MUL\{X\} & qd$^{ }_{HSD}$, qn$^{ }_{d}$, qm$^{ }_{d}$ & Vd$^{ }_{t0}$ = $\pm$Vn$^{ }_{t0}$ $\umul$ Vm$^{ }_{t0}$ & \\ % H,S,D
FSQRT & vd$^{ }_{HSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = Sqrt(Vn$^{ }_{t*}$) & M \\ % 4H,8H,2S,4S,2D
FSUB & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $-$ Vm$^{ }_{t*}$ & M \\ % 4H,8H,2S,4S,2D
\end{asmtables6}
%
\begin{asmtables5}{Floating Point Move Instructions}
FCSEL & qd$^{ }_{HSD}$, qn$^{ }_{d}$, qm$^{ }_{d}$, cc & Vd$^{ }_{t0}$ = cc ? Vn$^{ }_{t0}$ : Vm$^{ }_{t0}$ & \\ % H,S,D
FMOV & qd$^{ }_{HSD}$, qn$^{ }_{d}$ & Vd$^{ }_{t0}$ = Vn$^{ }_{t0}$ & \\ % H,S,D
FMOV & rd, qn$^{ }_{HSD}$ & rd = Vn$^{\emptyset}_{t0}$ & \\ % H,S,D
FMOV & Xd, Dn[1] & Xd = Vn$^{ }_{D1}$ & \\
FMOV & qd$^{ }_{HSD}$, rn$^{ }_{d}$ & Vd$^{ }_{t0}$ = rn$^{ }_{t0}$ & \\ % H,S,D
FMOV & Dd[1], Xn & Vd$^{ }_{D1}$ = Xn & \\
FMOV & vd$^{ }_{HS}$, \#i & Vd$^{ }_{t*}$ = i & M$^{ }_{HSD}$ \\ % 4H,8H,2S,4S
\end{asmtables5}
%
\begin{table-llXr}{Floating-point Control Registers (FPCR)}
IOE & 0x00000100 & Invalid operation exception trap enable & \\
DZE & 0x00000200 & Divide by zero exception trap enable & \\
OFE & 0x00000400 & Overflow exception trap enable & \\
UFE & 0x00000800 & Underflow exception trap enable & \\
IXE & 0x00001000 & Inexact exception trap enable & \\
IDE & 0x00008000 & Input denormal exception trap enable & \\
%Len & 0x00070000 & & \\
FZ16 & 0x00080000 & Flush-to-zero mode on half-precision & 2 \\
%Stride & 0x00300000 & & \\
RMode & 0x00c00000 & Rounding mode (nearest, plus inf, minus inf, zero) & \\
FZ & 0x01000000 & Flush-to-zero mode & \\
DN & 0x02000000 & Default NaN mode & \\
AHP & 0x04000000 & Alternate half-precision format & 2 \\
\end{table-llXr}
%
\begin{table-llXr}{Floating-point Status Registers (FPSR)}
IOC & 0x00000001 & Invalid operation cumulative exception & \\
DZC & 0x00000002 & Divide by zero cumulative exception & \\
OFC & 0x00000004 & Overflow cumulative exception & \\
UFC & 0x00000008 & Underflow cumulative exception & \\
IXC & 0x00000010 & Inexact cumulative exception & \\
IDC & 0x00000080 & Input denormal cumulative exception & \\
QC & 0x08000000 & Cumulative saturation & \\
%V & 0x10000000 & Overflow condition & \\
%C & 0x20000000 & Carry condition & \\
%Z & 0x40000000 & Zero condition & \\
%N & 0x80000000 & Negative condition & \\
\end{table-llXr}
%
\begin{asmtable3}{Floating Point Conversion Instructions}
BFCVT\{2\} & vd$^{ }_{H}$, vn$^{ }_{S}$ & Vd$^{ }_{H*}$ = Float2BFloat16(Vn$^{ }_{S*}$) & 6,M \\ % 4H/8H+4S
FCVT & qd$^{ }_{HSD}$, qn$^{ }_{HSD}$ & Vd$^{ }_{t0}$ = Float2Float(Vn$^{ }_{t'0}$) & \\ % H+S, H+D, S+H, S+D, D+H, D+S
FCVTrs & vd$^{ }_{HSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = Float2Int(Vn$^{ }_{t*}$, s) & M,R$^{ }_{d}$ \\ % 4H,8H,2S,4S,2D
FCVTL\{2\} & vd$^{ }_{SD}$, vn$^{ }_{HS}$ & Vd$^{ }_{t*}$ = Float2Float(Vn$^{ }_{t'*}$) & \\ % 4S+4H/8H, 2D+2S/4S
FCVTN\{2\} & vd$^{ }_{HS}$, vn$^{ }_{SD}$ & Vd$^{ }_{t*}$ = Float2Float(Vn$^{ }_{t'*}$) & \\ % 4H/8H+4S, 2S/4S+2D
FCVTXN\{2\} & vd$^{ }_{S}$, vn$^{ }_{D}$ & Vd$^{ }_{S*}$ = Float2Float(Vn$^{ }_{D*}$) & M \\ % 2S/4S+2D
FCVTZs & vd$^{ }_{HSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = Float2Int(Vn$^{ }_{t*}$, s) & M,R$^{ }_{d}$ \\ % 4H,8H,2S,4S,2D
FCVTZs & vd$^{ }_{HSD}$, vn$^{ }_{d}$, \#i & Vd$^{ }_{t*}$ = Float2Fixed(Vn$^{ }_{t*}$, i, s) & M,R$^{ }_{d}$ \\ % 4H,8H,2S,4S,2D
FJCVTZS & Wd, Dn & Wd = Float2FixedJS(Vn$^{ }_{D0}$) & 3 \\ % D
FRINT32X & vd$^{ }_{SD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = Round2Int32(Vn$^{ }_{t*}$,FPCR) & 5,M \\ % 2S,4S,2D
FRINT32Z & vd$^{ }_{SD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = Round2Int32(Vn$^{ }_{t*}$, Z) & 5,M \\ % 2S,4S,2D
FRINT64X & vd$^{ }_{SD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = Round2Int64(Vn$^{ }_{t*}$,FPCR) & 5,M \\ % 2S,4S,2D
FRINT64Z & vd$^{ }_{SD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = Round2Int64(Vn$^{ }_{t*}$, Z) & 5,M \\ % 2S,4S,2D
FRINTr & vd$^{ }_{HSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = Round2Int(Vn$^{ }_{t*}$, r) & M \\ % 4H,8H,2S,4S,2D
FRINTI & vd$^{ }_{HSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = Round2Int(Vn$^{ }_{t*}$, FPCR) & M \\ % 4H,8H,2S,4S,2D
FRINTX & vd$^{ }_{HSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = Round2IntEx(Vn$^{ }_{t*}$,FPCR) & M \\ % 4H,8H,2S,4S,2D
sCVTF & vd$^{ }_{HSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = Int2Float(Vn$^{ }_{t*}$, s) & M,R$^{ }_{n}$ \\ % 4H,8H,2S,4S,2D
sCVTF & vd$^{ }_{HSD}$, vn$^{ }_{d}$, \#i & Vd$^{ }_{t*}$ = Fixed2Float(Vn$^{ }_{t*}$, i, s) & M,R$^{ }_{n}$ \\ % 4H,8H,2S,4S,2D
\end{asmtable3}
%
\begin{asmtable3}{Floating Point Comparison Instructions}
FCCMP\{E\} & qn$^{ }_{HSD}$,qm$^{ }_{d}$,\#i,cc & NZCV= cc ?(Vn$^{ }_{t0}$$\cmp$Vm$^{ }_{t0}$) : i & \\ % H,S,D
FCMP\{E\} & qn$^{ }_{HSD}$, qm$^{ }_{d}$ & NZCV = (Vn$^{ }_{t0}$ $\cmp$ Vm$^{ }_{t0}$) & \\ % H,S,D
FCMP\{E\} & qn$^{ }_{HSD}$, \#0.0 & NZCV = (Vn$^{ }_{t0}$ $\cmp$ 0.0) & \\ % H,S,D
FCMcf & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = (Vn$^{ }_{t*}$ cf Vm$^{ }_{t*}$) ? 1$^{ }_{z}$ : 0$^{ }_{z}$ & M \\ % 4H,8H,2S,4S,2D
FCMcz & vd$^{ }_{HSD}$, vn$^{ }_{d}$, \#0.0 & Vd$^{ }_{t*}$ = (Vn$^{ }_{t*}$ cz 0.0) ? 1$^{ }_{z}$ : 0$^{ }_{z}$ & M \\ % 4H,8H,2S,4S,2D
FMAX\{NM\} & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $\max$ Vm$^{ }_{t*}$ & M \\ % 4H,8H,2S,4S,2D
FMAX\{NM\}P & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$=(Vm:Vn)$^{ }_{t2*}$$\max$(Vm:Vn)$^{ }_{t2*+1}$ & M \\ % 4H,8H,2S,4S,2D
FMAX\{NM\}V & qd$^{ }_{HS}$, vn$^{ }_{HS}$ & Vd$^{ }_{t0}$= Vn$^{ }_{t0}$ $\max$ Vn$^{ }_{t1}$ $\max$ ... $\max$ Vn$^{ }_{te}$ & \\ % 4H,8H,4S
FMIN\{NM\} & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $\min$ Vm$^{ }_{t*}$ & M \\ % 4H,8H,2S,4S,2D
FMIN\{NM\}P & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$=(Vm:Vn)$^{ }_{t2*}$$\min$(Vm:Vn)$^{ }_{t2*+1}$ & M \\ % 4H,8H,2S,4S,2D
FMIN\{NM\}V & qd$^{ }_{HS}$, vn$^{ }_{HS}$ & Vd$^{ }_{t0}$= Vn$^{ }_{t0}$ $\min$ Vn$^{ }_{t1}$ $\min$ ... $\min$ Vn$^{ }_{te}$ & \\ % 4H,8H,4S
\end{asmtable3}
%
\begin{asmtables5}{Floating Point Misc Instructions}
BFDOT & vd$^{ }_{S}$,vn$^{ }_{H}$,vm$^{ }_{n}$ & Vd$^{ }_{S*}$= Vn$^{ }_{H2*}$$\umul$Vm$^{ }_{H2*}$ $+$$\newline$ Vn$^{ }_{H2*+1}$$\umul$Vm$^{ }_{H2*+1}$ & 6,I \\ % 2S+4H, 4S+8H
BFMLALB & Vd.4S,Vn.8H,Vm.8H & Vd$^{ }_{S*}$ $+$= Vn$^{ }_{H2*}$ $\umul$ Vm$^{ }_{H2*}$ & 6,I \\ % 4S+8H
BFMLALT & Vd.4S,Vn.8H,Vm.8H & Vd$^{ }_{S*}$ $+$= Vn$^{ }_{H2*+1}$ $\umul$ Vm$^{ }_{H2*+1}$ & 6,I \\ % 4S+8H
BFMMLA & Vd.4S,Vn.8H,Vm.8H & Vd$^{ }_{S[2,2]}$ $+$= Vn$^{ }_{H[2,4]}$ $\umul$ Vm$^{ }_{H[4,2]}$ & 6 \\ % 4S+8H
FCADD & vd$^{ }_{HSD}$,vn$^{ }_{d}$,vm$^{ }_{d}$,\#r & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $+$ CpRot(Vm$^{ }_{t*\oplus1}$,r) & 3 \\ % 4H,8H,2S,4S,2D
FCMLA & vd$^{ }_{HSD}$,vn$^{ }_{d}$,vm$^{ }_{d}$,\#r & Vd$^{ }_{t[2]*}$$+$=CpMul(Vn$^{ }_{t[2]*}$,Vm$^{ }_{t[2]*}$,r) & 3,I \\ % 4H,8H,2S,4S,2D
FRECPE & vd$^{ }_{HSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = RecipEstimate(Vn$^{ }_{t*}$) & M \\ % 4H,8H,2S,4S,2D
FRECPS & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = RecipStep(Vn$^{ }_{t*}$,Vm$^{ }_{t*}$) & M \\ % 4H,8H,2S,4S,2D
FRECPX & qd$^{ }_{HSD}$, qn$^{ }_{d}$ & Vd$^{ }_{t0}$ = RecipExponent(Vn$^{ }_{t0}$) & \\ % H,S,D
FRSQRTE & vd$^{ }_{HSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = RecipSqrtEstimate(Vn$^{ }_{t*}$) & M \\ % 4H,8H,2S,4S,2D
FRSQRTS & vd$^{ }_{HSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$=RecipSqrtStep(Vn$^{ }_{t*}$,Vm$^{ }_{t*}$) & M \\ % 4H,8H,2S,4S,2D
\end{asmtables5}
%
\begin{asmtable3}{SIMD Arithmetic Instructions}
ABS & vd$^{ }_{BHSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = $\lvert$Vn$^{ }_{t*}$$\rvert$ & M$^{ }_{D}$ \\ % 8B,16B,4H,8H,2S,4S,2D
ADD & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $+$ Vm$^{ }_{t*}$ & M$^{ }_{D}$ \\ % 8B,16B,4H,8H,2S,4S,2D
ADDP & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$=(Vm:Vn)$^{ }_{t2*}$$+$(Vm:Vn)$^{ }_{t2*+1}$ & M$^{ }_{D}$ \\ % 8B,16B,4H,8H,2S,4S,2D
ADDV & qd$^{ }_{BHS}$, vn$^{ }_{d}$ & Vd$^{ }_{t0}$ = Vn$^{ }_{t0}$ $+$ Vn$^{ }_{t1}$ $+$ ... $+$ Vn$^{ }_{te}$ & \\ % B+8B, B+16B, H+4H, H+8H, S+4S
NEG & vd$^{ }_{BHSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = $-$Vn$^{ }_{t*}$ & M$^{ }_{D}$ \\ % 8B,16B,4H,8H,2S,4S,2D
\{R\}ADDHN\{2\} & vd$^{ }_{BHS}$,vn$^{ }_{BHS}$,vm$^{ }_{n}$ & Vd$^{ }_{t*}$ = (Vn$^{ }_{t'*}$ $+$ Vm$^{ }_{t'*}$) $\lsr^{\{R\}}_{ }$ z & \\ % 8B/16B+8H, 4H/8H+4S, 2S/4S+2D
\{R\}SUBHN\{2\} & vd$^{ }_{BHS}$,vn$^{ }_{BHS}$,vm$^{ }_{n}$ & Vd$^{ }_{t*}$ = (Vn$^{ }_{t'*}$ $-$ Vm$^{ }_{t'*}$) $\lsr^{\{R\}}_{ }$ z & \\ % 8B/16B+8H, 4H/8H+4S, 2S/4S+2D
sABA & vd$^{ }_{BHS}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ $+$= $\lvert$Vn$^{s}_{t*}$ $-$ Vm$^{s}_{t*}$$\rvert$ & \\ % 8B,16B,4H,8H,2S,4S
sABAL\{2\} & vd$^{ }_{HSD}$,vn$^{ }_{BHS}$,vm$^{ }_{n}$ & Vd$^{ }_{t*}$ $+$= $\lvert$Vn$^{s}_{t'*}$ $-$ Vm$^{s}_{t'*}$$\rvert$ & \\ % 8H+8B/16B, 4S+4H/8H, 2D+2S/4S
sABD & vd$^{ }_{BHS}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = $\lvert$Vn$^{s}_{t*}$ $-$ Vm$^{s}_{t*}$$\rvert$ & \\ % 8B,16B,4H,8H,2S,4S
sABDL\{2\} & vd$^{ }_{HSD}$,vn$^{ }_{BHS}$,vm$^{ }_{n}$ & Vd$^{ }_{t*}$ = $\lvert$Vn$^{s}_{t'*}$ $-$ Vm$^{s}_{t'*}$$\rvert$ & \\ % 8H+8B/16B, 4S+4H/8H, 2D+2S/4S
sADALP & vd$^{ }_{HSD}$, vn$^{ }_{BHS}$ & Vd$^{ }_{t*}$ $+$= Vn$^{s}_{t2*}$ $+$ Vn$^{s}_{t'2*+1}$ & \\ % 4H+8B, 8H+16B, 2S+4H, 4S+8H, 1D+2S, 2D+4S
sADDL\{2\} & vd$^{ }_{HSD}$,vn$^{ }_{BHS}$,vm$^{ }_{n}$ & Vd$^{ }_{t*}$ = Vn$^{s}_{t'*}$ $+$ Vm$^{s}_{t'*}$ & \\ % 8H+8B/16B, 4S+4H/8H, 2D+2S/4S
sADDLP & vd$^{ }_{HSD}$, vn$^{ }_{BHS}$ & Vd$^{ }_{t*}$ = Vn$^{s}_{t'2*}$ $+$ Vn$^{s}_{t'2*+1}$ & \\ % 4H+8B, 8H+16B, 2S+4H, 4S+8H, 1D+2S, 2D+4S
sADDLV & qd$^{ }_{HSD}$, vn$^{ }_{BHS}$ & Vd$^{ }_{t0}$ = Vn$^{s}_{t'0}$ $+$ Vn$^{s}_{t'1}$ $+$... $+$ Vn$^{s}_{t'e}$ & \\ % H+8B, H+16B, S+4H, S+8H, D+4S
sADDW\{2\} & vd$^{ }_{HSD}$,vn$^{ }_{d}$,vm$^{ }_{BHS}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $+$ Vm$^{s}_{t'*}$ & \\ % 8H+8B/16B, 4S+4H/8H, 2D+2S/4S
sHSUB & vd$^{ }_{BHS}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = (Vn$^{ }_{t*}$ $+$ Vm$^{ }_{t*}$) $\lsr^{s}_{ }$ 1 & \\ % 8B,16B,4H,8H,2S,4S
SQABS & vd$^{ }_{BHSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = $\lfloor$ $\lvert$Vn$^{ }_{t*}$$\rvert$ $\rceil^{Sz}$ & M \\ % 8B,16B,4H,8H,2S,4S,2D
sQADD & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = $\lfloor$Vn$^{ }_{t*}$ $+$ Vm$^{ }_{t*}$$\rceil^{sz}$ & M \\ % 8B,16B,4H,8H,2S,4S,2D
SQNEG & vd$^{ }_{BHSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = $\lfloor$$-$Vn$\rceil^{Sz}$ & M \\ % 8B,16B,4H,8H,2S,4S,2D
sQSUB & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = $\lfloor$Vn$^{s}_{t*}$ $-$ Vm$^{s}_{t*}$$\rceil^{sz}$ & M \\ % 8B,16B,4H,8H,2S,4S,2D
sQXTN\{2\} & vd$^{ }_{BHS}$, vn$^{ }_{HSD}$ & Vd$^{ }_{t*}$ = $\lfloor$Vn$^{ }_{t'*}$$\rceil^{szd}$ & M \\ % 8B/16B+8H, 4H/8H+4S, 2S/4S+2D
SQXTUN\{2\} & vd$^{ }_{BHS}$, vn$^{ }_{HSD}$ & Vd$^{ }_{t*}$ = $\lfloor$Vn$^{\pm}_{t'*}$$\rceil^{Uzd}$ & M \\ % 8B/16B+8H, 4H/8H+4S, 2S/4S+2D
s\{R\}HADD & vd$^{ }_{BHS}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = (Vn$^{ }_{t*}$ $+$ Vm$^{ }_{t*}$) $\lsr^{s\{R\}}_{ }$ 1 & \\ % 8B,16B,4H,8H,2S,4S
sSUBL\{2\} & vd$^{ }_{HSD}$,vn$^{ }_{BHS}$,vm$^{ }_{n}$ & Vd$^{ }_{t*}$ = Vn$^{s}_{t'*}$ $-$ Vm$^{s}_{t'*}$ & \\ % 8H+8B/16B, 4S+4H/8H, 2D+2S/4S
sSUBW\{2\} & vd$^{ }_{HSD}$,vn$^{ }_{d}$,vm$^{ }_{BHS}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $-$ Vm$^{s}_{t'*}$ & \\ % 8H+8B/16B, 4S+4H/8H, 2D+2S/4S
SUB & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $-$ Vm$^{ }_{t*}$ & M$^{ }_{D}$ \\ % 8B,16B,4H,8H,2S,4S,2D
SUQADD & vd$^{ }_{BHSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = $\lfloor$Vd$^{\pm}_{t*}$ $+$ Vn$^{\emptyset}_{t*}$$\rceil^{Sz}$ & M \\ % 8B,16B,4H,8H,2S,4S,2D
USQADD & vd$^{ }_{BHSD}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = $\lfloor$Vd$^{\emptyset}_{t*}$ $+$ Vn$^{\pm}_{t*}$$\rceil^{Uz}$ & M \\ % 8B,16B,4H,8H,2S,4S,2D
\end{asmtable3}
%
\begin{asmtable3}{SIMD Multiplication Instructions}
MLa & vd$^{ }_{BHS}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ $\pm$= Vn$^{ }_{t*}$ $\umul$ Vm$^{ }_{t*}$ & I$^{ }_{HS}$ \\ % 8B,16B,4H,8H,2S,4S
MUL & vd$^{ }_{BHS}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $\umul$ Vm$^{ }_{t*}$ & I$^{ }_{HS}$ \\ % 8B,16B,4H,8H,2S,4S
sMLaL\{2\} & vd$^{ }_{SD}$, vn$^{ }_{HS}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ $\pm$= Vn$^{ }_{t'*}$ $\umul^{s}_{ }$ Vm$^{ }_{t'*}$ & I \\ % 4S+4H/8H, 2D+2S/4S
sMULL\{2\} & vd$^{ }_{SD}$, vn$^{ }_{HS}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t'*}$ $\umul^{s}_{ }$ Vm$^{ }_{t'*}$ & I \\ % 4S+4H/8H, 2D+2S/4S
SQDMLaL\{2\} & vd$^{ }_{SD}$,vn$^{ }_{HS}$,vm$^{ }_{d}$ & Vd$^{ }_{t*}$ $\pm$= $\lfloor$2 $\smul$ Vn$^{ }_{t'*}$ $\smul$ Vm$^{ }_{t'*}$$\rceil^{Sz}$ & I,M \\ % 4S+4H/8H, 2D+2S/4S
SQDMULL\{2\} & vd$^{ }_{SD}$,vn$^{ }_{HS}$,vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = $\lfloor$2 $\smul$ Vn$^{ }_{t'*}$ $\smul$ Vm$^{ }_{t'*}$$\rceil^{Sz}$ & I,M \\ % 4S+4H/8H, 2D+2S/4S
SQRDMaLH & vd$^{ }_{HS}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$=$\lfloor$Vd$^{ }_{t*}$$\pm$(2$\smul$Vn$^{ }_{t*}$$\smul$Vm$^{ }_{t*}$$\lsr^{R}_{ }$z)$\rceil^{Sz}$ & 1,I,M \\ % 4H,8H,2S,4S
SQ\{R\}DMULH & vd$^{ }_{HS}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$=$\lfloor$2$\smul$Vn$^{ }_{t*}$$\smul$Vm$^{ }_{t*}$ $\lsr^{\{R\}}_{ }$z$\rceil^{Sz}$ & I,M \\ % 4H,8H,2S,4S
\end{asmtable3}
%
\begin{table-lX}{Notes for Floating Point and SIMD Instruction Set}
I & Third operand may be indexed, e.g. Vm.t[i] \\
M, M$^{ }_{t}$ & Scalar may be used instead of vector, types may be limited to t \\
O & Optional feature \\
R$^{ }_{d}$, R$^{ }_{n}$ & General register may be used as operand d or n, implies M \\
1,2,3,4,5,6 & Introduced in ARMv8.\{1..6\} \\
\end{table-lX}
%
\begin{asmtables4}{SIMD Shift Instructions }
\{R\}SHRN\{2\} & vd$^{ }_{BHS}$,vn$^{ }_{BHS}$,\#i & Vd$^{ }_{t*}$ = Vn$^{ }_{t'*}$ $\lsr^{\{R\}}_{ }$ i & \\ % 8B/16B+8H, 4H/8H+4S, 2S/4S+2D
SHL & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, \#i & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $\lsl$ i & M$^{ }_{D}$ \\ % 8B,16B,4H,8H,2S,4S,2D
SHLL\{2\} & vd$^{ }_{HSD}$,vn$^{ }_{BHS}$,\#i & Vd$^{ }_{t*}$ = Vn$^{ }_{t'*}$ $\lsl$ i & \\ % 8H+8B/16B, 4S+4H/8H, 2D+2S/4S
sQ\{R\}SHL & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$=$\lfloor$Vn$^{ }_{t*}$$\lsl\lsr^{s\{R\}}_{ }$Vm$^{ }_{t* 7:0}$$\rceil^{sz}$ & M \\ % 8B,16B,4H,8H,2S,4S,2D
sQ\{R\}SHRN\{2\} & vd$^{ }_{BHS}$,vn$^{ }_{BHS}$,\#i & Vd$^{ }_{t*}$ = $\lfloor$Vn$^{ }_{t'*}$ $\lsr^{s\{R\}}_{ }$ i$\rceil^{sz}$ & M \\ % 8B/16B+8H, 4H/8H+4S, 2S/4S+2D
SQ\{R\}SHRUN\{2\} & vd$^{ }_{BHS}$,vn$^{ }_{BHS}$,\#i & Vd$^{ }_{t*}$ = $\lfloor$Vn$^{ }_{t'*}$ $\asr^{\{R\}}_{ }$ i$\rceil^{Uz}$ & M \\ % 8B/16B+8H, 4H/8H+4S, 2S/4S+2D
sQSHL & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, \#i & Vd$^{ }_{t*}$ = $\lfloor$Vn$^{ }_{t*}$ $\lsl^{s}_{ }$ i$\rceil^{sz}$ & M \\ % 8B,16B,4H,8H,2S,4S,2D
SQSHLU & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, \#i & Vd$^{ }_{t*}$ = $\lfloor$Vn$^{ }_{t*}$ $\lsl^{S}_{ }$ i$\rceil^{Uz}$ & M \\ % 8B,16B,4H,8H,2S,4S,2D
s\{R\}SHL & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $\lsl\asr^{\{R\}}_{ }$ Vm$^{ }_{t* 7:0}$ & M$^{ }_{D}$ \\ % 8B,16B,4H,8H,2S,4S,2D
s\{R\}SHR & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, \#i & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $\lsr^{s\{R\}}_{ }$ i & M$^{ }_{D}$ \\ % 8B,16B,4H,8H,2S,4S,2D
s\{R\}SRA & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, \#i & Vd$^{ }_{t*}$ $+$= Vn$^{ }_{t*}$ $\lsr^{s\{R\}}_{ }$ i & M$^{ }_{D}$ \\ % 8B,16B,4H,8H,2S,4S,2D
sSHLL\{2\} & vd$^{ }_{HSD}$,vn$^{ }_{BHS}$,\#i & Vd$^{ }_{t*}$ = Vn$^{s}_{t'*}$ $\lsl$ i & \\ % 8H+8B/16B, 4S+4H/8H, 2D+2S/4S
\end{asmtables4}
%
\begin{asmtables3}{SIMD Bitwise Instructions }
CLS & vd$^{ }_{BHS}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = CountLeadingSigns(Vn$^{ }_{t*}$) & \\ % 8B,16B,4H,8H,2S,4S
CLZ & vd$^{ }_{BHS}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = CountLeadingZeros(Vn$^{ }_{t*}$) & \\ % 8B,16B,4H,8H,2S,4S
CNT & vd$^{ }_{B}$, vn$^{ }_{d}$ & Vd$^{ }_{B*}$ = CountOneBits(Vn$^{ }_{B*}$) & \\ % 8B,16B
EXT & vd$^{ }_{B}$,vn$^{ }_{d}$,vm$^{ }_{d}$,\#i$^{ }_{4}$ & Vd$^{ }_{B*}$ = Vm$^{ }_{B*[i-1:0]}$:Vn$^{ }_{B*[z-1:z-i+1]}$ & \\ % 8B,16B
RBIT & vd$^{ }_{B}$, vn$^{ }_{d}$ & Vd$^{ }_{B*}$ = ReverseBits(Vn$^{ }_{B*}$) & \\ % 8B,16B
REV16 & vd$^{ }_{B}$, vn$^{ }_{d}$ & Vd$^{ }_{B*}$ = Vn$^{ }_{B* \oplus 1}$ & \\ % 8B,16B
REV32 & vd$^{ }_{BH}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t* \oplus (32 \udiv z - 1)}$ & \\ % 8B,16B,4H,8H
REV64 & vd$^{ }_{BHS}$, vn$^{ }_{d}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t* \oplus (64 \udiv z - 1)}$ & \\ % 8B,16B,4H,8H,2S,4S
SLI & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, \#i & Vd$^{ }_{t*[z-1:i]}$ = Vn$^{ }_{t*[z-i-1:0]}$ & M$^{ }_{D}$ \\ % 8B,16B,4H,8H,2S,4S,2D
SRI & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, \#i & Vd$^{ }_{t*[z-i-1:0]}$ = Vn$^{ }_{t*[z-1:i]}$ & M$^{ }_{D}$ \\ % 8B,16B,4H,8H,2S,4S,2D
TRN1 & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = iseven(*) ? Vn$^{ }_{t*}$ : Vm$^{ }_{t*-1}$ & \\ % 8B,16B,4H,8H,2S,4S,2D
TRN2 & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = iseven(*) ? Vn$^{ }_{t*+1}$ : Vm$^{ }_{t*}$ & \\ % 8B,16B,4H,8H,2S,4S,2D
UZP1 & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = (Vm:Vn)$^{ }_{t2*}$ & \\ % 8B,16B,4H,8H,2S,4S,2D
UZP2 & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = (Vm:Vn)$^{ }_{t2*+1}$ & \\ % 8B,16B,4H,8H,2S,4S,2D
ZIP1 & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$= iseven(*) ? Vn$^{ }_{t*\udiv2}$ : Vm$^{ }_{t*\udiv2}$ & \\ % 8B,16B,4H,8H,2S,4S,2D
ZIP2 & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$=iseven(*) ?Vn$^{ }_{tz+(*\udiv2)}$ :Vm$^{ }_{tz+(*\udiv2)}$ & \\ % 8B,16B,4H,8H,2S,4S,2D
\end{asmtables3}
%
\begin{table-lX}{Keys for Floating Point and SIMD Instructions}
vd$^{ }_{t}$, vn$^{ }_{t}$, vm$^{ }_{t}$ & SIMD register as vector array of type t \\
qd$^{ }_{t}$, qn$^{ }_{t}$, qm$^{ }_{t}$ & SIMD register as scalar of type t \\
a & A for addition or S for subtraction \\
e & Last element in vector, i.e. number of elements minus one \\
r & Rounding (A, M, N, P, or Z) \\
s & Operation signess (S or U) \\
t & Operand type (B, H, S, D, or Q) \\
t' & Secondary operand type when more than one type is used \\
z & Vector operation size (8, 16, 32, or 64) \\
\{2\} & Optional suffix to use upper half of a register. Otherwise use lower half and clear upper half if destination \\
cs & SIMD register comparison operator (EQ, GE, GT, HI, or HS) \\
cz & SIMD zero comparison operator (EQ, GE, GT, LE, or LT) \\
cf & SIMD float comparison operator (EQ, GE, or GT) \\
\end{table-lX}
%
\begin{asmtables2}{SIMD Move Instructions}
DUP & vd$^{ }_{BHSD}$, Vn.t[i] & Vd$^{ }_{t*}$ = Vn$^{ }_{ti}$ \\ % 8B,16B,4H,8H,2S,4S,2D
DUP & vd$^{ }_{BHSD}$, rn & Vd$^{ }_{t*}$ = rn$^{ }_{t0}$ \\ % 8B,16B,4H,8H,2S,4S,2D
MOV & Vd.t$^{ }_{BHSD}$[i], Vn.t[j] & Vd$^{ }_{ti}$ = Vn$^{ }_{tj}$ \\ % B,H,S,D
MOV & Vd.t$^{ }_{BHSD}$[i], rn & Vd$^{ }_{ti}$ = rn$^{ }_{t0}$ \\ % B,H,S,D
MOV & qd$^{ }_{BHSD}$, Vn.t[i] & Vd$^{ }_{t0}$ = Vn$^{ }_{ti}$ \\ % B,H,S,D
\textit{MOV} & rd, vn.t$^{ }_{SD}$[i] & rd = Vn$^{ }_{ti}$ \\ % S,D
\textit{MOV} & vd$^{ }_{B}$, vn$^{ }_{d}$ & Vd$^{ }_{B*}$ = Vn$^{ }_{B*}$ \\ % 8B,16B
MOVI & Dd, \#i & Vd$^{ }_{D0}$ = i \\ % D
MOVI & Vd.2D, \#i & Vd$^{ }_{D*}$ = i \\ % D
MOVI & vd$^{ }_{BHS}$,\#i$^{ }_{8}$\{,LSL \#sh\} & Vd$^{ }_{t*}$ = i$^{\emptyset}_{ }$ $\lsl$ sh \\ % 8B,16B,4H,8H,2S,4S
MOVI & vd$^{ }_{S}$, \#i$^{ }_{8}$, MSL \#sh & Vd$^{ }_{S*}$ = i$^{\emptyset}_{ }$:1$^{ }_{sh}$ \\ % 2S,4S
MVNI & vd$^{ }_{HS}$, \#i$^{ }_{8}$\{, LSL \#sh\} & Vd$^{ }_{t*}$ = $\sim$(i$^{\emptyset}_{ }$ $\lsl$ sh) \\ % 4H,8H,2S,4S
MVNI & vd$^{ }_{S}$, \#i$^{ }_{8}$, MSL \#sh & Vd$^{ }_{S*}$ = $\sim$(i$^{\emptyset}_{ }$:1$^{ }_{sh}$) \\ % 2S,4S
sMOV & Wd, Vn.t$^{ }_{BH}$[i] & Wd = Vn$^{s}_{ti}$ \\ % B,H
sXTL\{2\} & vd$^{ }_{HSD}$, vn$^{ }_{BHS}$ & Vd$^{ }_{t*}$ = Vn$^{s}_{t'*}$ \\ % 8H+8B/16B, 4S+4H/8H, 2D+2S/4S
TBL & vd$^{ }_{B}$,\{Vn.16B, ...\},vm$^{ }_{d}$ & Vd$^{ }_{B*}$= Vm$^{ }_{B*}$$\ult$16cnt ?(...:Vn)$^{ }_{BV^{ }_{B*}}$ :0 \\ % 8B,16B
TBX & vd$^{ }_{B}$,\{Vn.16B, ...\},vm$^{ }_{d}$ & if(Vm$^{ }_{B*}$$\ult$16cnt) Vd$^{ }_{B*}$ = (...:Vn)$^{ }_{BV^{ }_{B*}}$ \\ % 8B,16B
XTN\{2\} & vd$^{ }_{BHS}$, vn$^{ }_{HSD}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t'*}$ \\ % 8B/16B+8H, 4H/8H+4S, 2S/4S+2D
\end{asmtables2}
%
\begin{asmtables2}{SIMD Logical Instructions}
AND & vd$^{ }_{B}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{B*}$ = Vn$^{ }_{B*}$ \& Vm$^{ }_{B*}$ \\ % 8B,16B
BIC & vd$^{ }_{B}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{B*}$ = Vn$^{ }_{B*}$ \& $\sim$Vm$^{ }_{B*}$ \\ % 8B,16B
BIC & vd$^{ }_{HS}$, \#i$^{ }_{8}$\{, LSL \#sh\} & Vd$^{ }_{t*}$ \&= $\sim$(i $\lsl$ sh) \\ % 4H,8H,2S,4S
BIF & vd$^{ }_{B}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{B*}$=(Vd$^{ }_{B*}$\&$\sim$Vm$^{ }_{B*}$)|(Vn$^{ }_{B*}$\&Vm$^{ }_{B*}$) \\ % 8B,16B
BIT & vd$^{ }_{B}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{B*}$=(Vd$^{ }_{B*}$\&Vm$^{ }_{B*}$)|(Vn$^{ }_{B*}$\&$\sim$Vm$^{ }_{B*}$) \\ % 8B,16B
BSL & vd$^{ }_{B}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{B*}$=(Vn$^{ }_{B*}$\&Vd$^{ }_{B*}$)|(Vm$^{ }_{B*}$\&$\sim$Vd$^{ }_{B*}$) \\ % 8B,16B
EOR & vd$^{ }_{B}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{B*}$ = Vn$^{ }_{B*}$ $\oplus$ Vm$^{ }_{B*}$ \\ % 8B,16B
\textit{MVN} & vd$^{ }_{B}$, vn$^{ }_{d}$ & Vd$^{ }_{B*}$ = $\sim$Vn$^{ }_{B*}$ \\ % 8B,16B
ORN & vd$^{ }_{B}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{B*}$ = Vn$^{ }_{B*}$ | $\sim$Vm$^{ }_{B*}$ \\ % 8B,16B
ORR & vd$^{ }_{B}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{B*}$ = Vn$^{ }_{B*}$ | Vm$^{ }_{B*}$ \\ % 8B,16B
ORR & vd$^{ }_{HS}$, \#i$^{ }_{8}$\{, LSL \#sh\} & Vd$^{ }_{t*}$ |= i$^{\emptyset}_{ }$ $\lsl$ sh \\ % 4H,8H,2S,4S
\end{asmtables2}
%
\begin{asmtables3}{SIMD Comparison Instructions}
CMcs & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = (Vn$^{ }_{t*}$ cs Vm$^{ }_{t*}$) ? 1$^{ }_{z}$ : 0$^{ }_{z}$ & M$^{ }_{D}$ \\ % 8B,16B,4H,8H,2S,4S,2D
CMcz & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, \#0 & Vd$^{ }_{t*}$ = (Vn$^{ }_{t*}$ cz 0) ? 1$^{ }_{z}$ : 0$^{ }_{z}$ & M$^{ }_{D}$ \\ % 8B,16B,4H,8H,2S,4S,2D
CMTST & vd$^{ }_{BHSD}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = ((Vn$^{ }_{t*}$ \& Vm$^{ }_{t*}$) $\ne$ 0) ? 1$^{ }_{z}$ : 0$^{ }_{z}$ & M$^{ }_{D}$ \\ % 8B,16B,4H,8H,2S,4S,2D
sMAX & vd$^{ }_{BHS}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $\max^{s}_{ }$ Vm$^{ }_{t*}$ & \\ % 8B,16B,4H,8H,2S,4S
sMAXP & vd$^{ }_{BHS}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = (Vm:Vn)$^{ }_{t2*}$ $\max^{s}_{ }$ (Vm:Vn)$^{ }_{t2*+1}$ & \\ % 8B,16B,4H,8H,2S,4S
sMAXV & qd$^{ }_{BHS}$, vn$^{ }_{d}$ & Vd$^{ }_{t0}$ = Vn$^{ }_{t0}$ $\max^{s}_{ }$ Vn$^{ }_{t1}$ $\max^{s}_{ }$ ... $\max^{s}_{ }$ Vn$^{ }_{te}$ & \\ % 8B,16B,4H,8H,4S
sMIN & vd$^{ }_{BHS}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = Vn$^{ }_{t*}$ $\min^{s}_{ }$ Vm$^{ }_{t*}$ & \\ % 8B,16B,4H,8H,2S,4S
sMINP & vd$^{ }_{BHS}$, vn$^{ }_{d}$, vm$^{ }_{d}$ & Vd$^{ }_{t*}$ = (Vm:Vn)$^{ }_{t2*}$ $\min^{s}_{ }$ (Vm:Vn)$^{ }_{t2*+1}$ & \\ % 8B,16B,4H,8H,2S,4S
sMINV & qd$^{ }_{BHS}$, vn$^{ }_{d}$ & Vd$^{ }_{t0}$ = Vn$^{ }_{t0}$ $\min^{s}_{ }$ Vn$^{ }_{t1}$ $\min^{s}_{ }$ ... $\min^{s}_{ }$ Vn$^{ }_{te}$ & \\ % 8B,16B,4H,8H,4S
\end{asmtables3}
%
%\begin{table-lXM}{Crypto Instructions}
%AES\{D,E\} & Vd.16B, Vn.16B & \\
%AES\{,I\}MC & Vd.16B, Vn.16B & \\
%BCAX & Vd.16B, Vn.16B, Vm.16B, Va.16B & 2,O \\
%EOR3 & Vd.16B, Vn.16B, Vm.16B, Va.16B & 2,O \\
%RAX1 & Vd.2D, Vn.2D, Vm.2D & 2,O \\
%SHA1\{C,M,P\} & Qd, Sn, Vm.4S & \\
%SHA1H & Sd, Sn & \\
%SHA1SU0 & Vd.4S, Vn.4S, Vm.4S & \\
%SHA1SU1 & Vd.4S, Vn.4S & \\
%SHA256H\{,2\} & Qd, Qn, Vm.4S & \\
%SHA256SU0 & Vd.4S, Vn.4S & \\
%SHA256SU1 & Vd.4S, Vn.4S, Vm.4S & \\
%SHA512H\{,2\} & Qd, Qn, Vm.2D & 2,O \\
%SHA512SU0 & Vd.2D, Vn.2D & 2,O \\
%SHA512SU1 & Vd.2D, Vn.2D, Vm.2D & 2,O \\
%SM3PARTW\{1,2\} & Vd.4S, Vn.4S, Vm.4S & 2,O \\
%SM3SS1 & Vd.4S, Vn.4S, Vm.4S, Va.4S & 2,O \\
%SM3TT\{1,2\}\{A,B\} & Vd.4S, Vn.4S, Vm.S[i] & 2,O \\
%SM4E & Vd.4S, Vn.4S & 2,O \\
%SM4EKEY & Vd.4S, Vn.4S, Vm.4S & 2,O \\
%XAR & Vd.2D, Vn.2D, Vm.2D, \#i & 2,O \\
%\end{table-lXM}
%
\newpage
\begin{center}
{\Large\bfseries ARMv8-A System}
\end{center}
%
\begin{table-lXr}{Control Registers}
GMID\_EL1 & Multiple Tag Transfer ID & 5 \\ %3,1,0,0,4
SCTLR\_EL\{1..3\} & System Control & \\ %3,0/4/5/6,1,0,0
ACTLR\_EL\{1..3\} & Auxiliary Control & \\ %3,0/4/6,1,0,1
CPACR\_EL1 & Architectural Feature Access Control & \\ %3,0,1,0,2
RGSR\_EL1 & Random Allocation Tag Seed & O,5 \\ %3,0,1,0,5
GCR\_EL1 & Tag Control & O,5 \\ %3,0,1,0,6
H\{A\}CR\_EL2 & Hypervisor \{Auxiliary\} Configuration & \\ %3,4,1,1,0/7
SCR\_EL3 & Secure Configuration & \\ %3,6,1,1,0
CPTR\_EL\{2,3\} & Architectural Feature Trap & \\ %3,4/6,1,1,2
HSTR\_EL2 & Hypervisor System Trap & \\ %3,4,1,1,3
HFG\{R,W\}TR\_EL2 & Hyp Fine-Grained \{Rd,Wr\} Trap & 6 \\ %3,4,1,1,4/5
HFGITR\_EL2 & Hyp Fine-Grained Instruction Trap & 6 \\ %3,4,1,1,6
AP\{I,D\}kKey\_\{Lo,Hi\}\_EL1 & Pointer Auth Key k for \{Instr,Data\} & 3 \\ %3,0,2,1/2,0/1/2/3
VNCR\_EL2 & Virtual Nested Control & O,4 \\ %3,4,2,2,0
APGAKey\_\{Lo,Hi\}\_EL1 & Pointer Auth Key A for Code & 3 \\ %3,0,2,3,0/1
RNDR\{RS\} & \{Reseeded\} Random Number & O,RO,5 \\ %3,3,2,4,0/1
%DACR32\_EL2 & Domain Access Control & \\ %3,4,3,0,0
HDFGRT\{R,W\}\_EL2 & Hyp Dbg Fine-Grain \{Rd,Wr\} Trap & 6 \\ %3,4,3,1,4/5
HAFGRTR\_EL2 & Hyp Act Mon Fine-Grain Read Trap & 6 \\ %3,4,3,1,6
LOR\{S,E\}A\_EL1 & LORegion \{Start,End\} Address & 1 \\ %3,0,A,4,0/1
LOR\{C,N,ID\}\_EL1 & LORegion \{Control,Number,ID\} & 1 \\ %3,0,A,4,2/3/7
\end{table-lXr}
%
\begin{table-lXr}{Translation Registers}
TTBR0\_EL\{1..3\} & Translation Table Base 0 (4K/16K/64K align) & \\ %3,0/4/5/6,2,0,0
TTBR1\_EL\{1..2\} & Translation Table Base 1 (4K/16K/64K align) & \\ %3,0/4/5/6,2,0,1
TCR\_EL\{1..3\} & Translation Control & \\ %3,0/4/6,2,0,2
V\{S\}TTBR\_EL2 & Virt \{Secure\} Translation Table Base & \\ %3,4,2,1/6,0
V\{S\}TCR\_EL2 & Virt \{Secure\} Translation Control & \\ % 3,4,2,1/6,2
\{A\}MAIR\_EL\{1..3\} & \{Auxiliary\} Memory Attr Indirection & \\ %3,0/4/6,A,2/3,0
\end{table-lXr}
%
\begin{table-lXr}{Exception Registers}
%IFSR32\_EL2 & Instruction Fault Status & \\
AFSR\{0,1\}\_EL\{1..3\} & Auxiliary Fault Status \{0,1\} & \\ % 3,0/4/5/6,5,1,1
ESR\_EL\{1..3\} & Exception Syndrome & \\ % 3,0/4/5/6,5,2,0
%FPEXC32\_EL2 & Floating-Point Exception Control & \\ % 3,4,5,3,0
TFSR\_EL\{1..3\} & Tag Fault Status & O,5 \\ %3,0/4/6,5,6,0
TFSRE0\_EL1 & EL0 Tag Fault Status & O,5 \\ %3,0,5,6,1
FAR\_EL\{1..3\} & Fault Address & \\ % 3,0/4/5/6,6,0,0
HPFAR\_EL2 & Hypervisor IPA Fault Address & \\ % 3,4,6,0,4
PAR\_EL1 & Physical Address & \\ % 3,0,7,4,0
VBAR\_EL\{1..3\} & Vector Base Address (2k aligned) & \\ % 3,0/4/5/6,C,0,0
RVBAR\_EL\{1..3\} & Reset Vector Base Address & RO \\ % 3,0/4/6,C,0,1
RMR\_EL\{1..3\} & Reset Management & \\ % 3,0/4/6,C,0,2
ISR\_EL1 & Interrupt Status & RO \\ % 3,0,C,1,0
\end{table-lXr}
%
\begin{table-lXr}{ID Registers}
MIDR\_EL1 & Main ID & RO \\
MPIDR\_EL1 & Multiprocessor Affinity & RO \\
REVIDR\_EL1 & Revision ID & RO \\
CCSIDR\{,2\}\_EL1 & Current Cache Size ID \{1,2\} & RO \\
CLIDR\_EL1 & Cache Level ID & RO \\
AIDR\_EL1 & Auxiliary ID & RO \\
CSSELR\_EL1 & Cache Size Selection & \\
CTR\_EL0 & Cache Type & RO \\
DCZID\_EL0 & Data Cache Zero ID & RO \\
VPIDR\_EL2 & Virtualization Processor ID & \\
VMPIDR\_EL2 & Virtualization Multiprocessor ID & \\
%ID\_PFR\{0,2\}\_EL1 & AArch32 Processor Feature \{0,2\} & RO \\
%ID\_DFR\{0,1\}\_EL1 & AArch32 Debug Feature \{0,1\} & RO \\
%ID\_AFR0\_EL1 & AArch32 Auxiliary Feature 0 & RO \\
%ID\_MMFR\{0..4\}\_EL1 & AArch32 Memory Model Feature \{0..4\} & RO \\
%ID\_ISAR\{0..6\}\_EL1 & AArch32 Instruction Set Attribute \{0..6\} & RO \\
%MVFR\{0..2\}\_EL1 & AArch43 Medial and VFP Feature \{0..2\} & RO \\
ID\_AA64PFR\{0,1\}\_EL1 & AArch64 Processor Feature \{0,1\} & RO \\
ID\_AA64DFR\{0,1\}\_EL1 & AArch64 Debug Feature \{0,1\} & RO \\
ID\_AA64AFR\{0,1\}\_EL1 & AArch64 Auxiliary Feature \{0,1\} & RO \\
ID\_AA64ISAR\{0,1\}\_EL1 & AArch64 Instruction Set Attribute \{0,1\} & RO \\
ID\_AA64MMFR\{0,2\}\_EL1 & AArch64 Memory Model Feature \{0,1\} & RO \\
CONTEXTIDR\_EL\{1,2\} & Context ID & \\
TPIDR\_EL\{0..3\} & Software Thread ID & \\
TPIDRRO\_EL0 & EL0 Read-only Software Thread ID & \\
SCXTNUM\_EL\{0..3\} & Software context number & \\
\end{table-lXr}
%
\begin{table-lXr}{Generic Timer Registers}
CNTFRQ\_EL0 & Ct Frequency (in Hz) & \\ %3,3,E,0,0
CNT\{P,V\}CT\_EL0 & Ct \{Physical,Virtual\} Count & RO \\ %3,3,E,0,1/2
CNTVOFF\_EL2 & Ct Virtual Offset & \\ %3,4,E,0,3
CNT\{P,V\}CTSS\_EL0 & Ct Self-Sync \{Phys,Virt\} Count & 6 \\ %3,3,E,0,5/6
CNTPOFF\_EL2 & Ct Physical Offset & 6 \\ %3,4,E,0,6
CNTKCTL\_EL1 & Ct Kernel Control & \\ %3,0,E,1,0
CNTHCTL\_EL2 & Ct Hypervisor Control & \\ %3,4,E,1,0
CNT\{P,V\}\_\{TVAL,CTL,CVAL\}\_EL0 & Ct \{Physical,Virtual\} Timer & \\ %3,3,E,2/3,0/1/2
CNTHP\_\{TVAL,CTL,CVAL\}\_EL2 & Ct Hypervisor Physical Timer & \\ %3,4,E,2,0/1/2
CNTPS\_\{TVAL,CTL,CVAL\}\_EL1 & Ct Physical Secure Timer & \\ %3,7,E,2,0/1/2
CNTHV\_\{TVAL,CTL,CVAL\}\_EL2 & Ct Virtual Timer & 1 \\ %3,4,E,3,0/1/2
CNTHVS\_\{TVAL,CTL,CVAL\}\_EL2 & Ct Secure Virtual Timer & 4 \\ %3,4,E,4,0/1/2
CNTHPS\_\{TVAL,CTL,CVAL\}\_EL2 & Ct Hyp Secure Physical Timer & 4 \\ %3,4,E,5,0/1/2
\end{table-lXr}
%
\begin{table-lXr}{Statistical Profiling Registers (ARMv8.3 Optional)}
PMSCR\_EL\{1,2\} & Statistical Profiling Control & \\ %3,0/4,9,9,0
PMSI\{C,R\}\_EL1 & Sampling Interval \{Counter,Reload\} & \\ %3,0,9,9,2/3
PMSFCR\_EL1 & Sampling Filter Control & \\ %3,0,9,9,4
PMS\{EV,LAT\}FR\_EL1 & Sampling Event/Latency Filter & \\ %3,0,9,9,5/6
PMSIDR\_EL1 & Sampling Profiling ID & RO \\ %3,0,9,9,7
PMBLIMITR\_EL1 & Profiling Buffer Limit Address & \\ %3,0,9,A,0
PMBPTR\_EL1 & Profiling Buffer Write Pointer & \\ %3,0,9,A,1
PMBSR\_EL1 & Profiling Buffer Status/syndrome & \\ %3,0,9,A,3
PMBIDR\_EL1 & Profiling Buffer ID & RO \\ %3,0,9,A,7
\end{table-lXr}
%
\begin{table-lXr}{Performance Monitors Registers}
PMCR\_EL0 & PM Control & \\ %3,3,9,C,0
PMCNTEN\{SET,CLR\}\_EL0 & PM Count Enable \{Set,Clear\} & \\ %3,3,9,C,1/2
PMOVSCLR\_EL0 & PM Overflow Flag Status Clear & \\ %3,3,9,C,3
PMSWINC\_EL0 & PM Software Increment & WO \\ %3,3,9,C,4
PMSELR\_EL0 & PM Event Counter Selection & \\ %3,3,9,C,5
PMCEID\{0,1\}\_EL0 & PM Common Event ID \{0,1\} & RO \\ %3,3,9,C,6
PMCCNTR\_EL0 & PM Cycle Count Register & \\ %3,3,9,D,0
PMXEVTYPER\_EL0 & PM Selected Event Type & \\ %3,3,9,D,1
PMXEVCNTR\_EL0 & PM Selected Event Count & \\ %3,3,9,D,2
PMUSERENR\_EL0 & PM User Enable & \\ %3,3,9,E,0
PMINTEN\{SET,CLR\}\_EL1 & PM Interrupt Enable \{Set,Clear\} & \\ %3,0,9,E,1/2
PMOVSSET\_EL0 & PM Overflow Flag Status Set & \\ %3,3,9,E,3
PMMIR\_EL1 & PM Machine Identification & O,RO,4 \\ %3,0,9,E,6
PMEVCNTR\{0..30\}\_EL0 & PM Event Count \{0..30\} & \\ %3,3,E,8/9/A/B,X
PMEVTYPER\{0..30\}\_EL0 & PM Event Type \{0..30\} & \\ %3,3,E,C/D/E/F,X
PMCCFILTR\_EL0 & PM Cycle Count Filter & \\ %3,3,E,F,7
\end{table-lXr}
%
\begin{table-lXr}{Reliability, Availability, and Serviceability Registers (Optional)}
VSESR\_EL2 & Virtual SError Exception Syndrome & \\ %3,4,5,2,3
ERRIDR\_EL1 & Error Record ID & RO \\ %3,0,5,3,0
ERRSELR\_EL1 & Error Record Select & \\ %3,0,5,3,1
ERXFR\_EL1 & Selected Error Record Feature & RO \\ %3,0,5,4,0
ERXCTLR\_EL1 & Selected Error Record Control & \\ %3,0,5,4,1
ERXSTATUS\_EL1 & Selected Error Record Primary Status & \\ %3,0,5,4,2
ERXADDR\_EL1 & Selected Error Record Address & \\ %3,0,5,4,3
ERXPFGF\_EL1 & Selected Pseudo-fault Generation Feature & RO \\ %3,0,5,4,4