reg_6.v

module reg_6 (//AA,AB,AD
input clock,
input [7:0] datain,
output reg [7:0] dataout
);

always @(negedge clock) 
begin
    dataout<= datain;   
end   
endmodule